Patents by Inventor Alan C. Wong
Alan C. Wong has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 11038768Abstract: A method relates generally to comparison of a communications system modelled with a behavioral model and implemented with a circuit realization. In this method, operation of the communications system is simulated with the behavioral model on a computing device to obtain a first pulse response. The simulating includes first equalizing first data with a first equalizer of the behavioral model to obtain the first pulse response. The circuit realization is operated to obtain a second pulse response. The operating includes: second equalizing second data corresponding to the first data with a second equalizer of the circuit realization to obtain the second pulse response. The second pulse response from the circuit realization is loaded to memory of the computing device. The first pulse is loaded to the memory of the computing device. The first pulse response and the second pulse response are compared with one another by the computing device.Type: GrantFiled: September 15, 2016Date of Patent: June 15, 2021Assignee: XILINX, INC.Inventors: Ivan O. Madrigal, Michael O. Jenkins, Hong S. Ahn, Murtuza Z. Cutleriwala, Alan C. Wong, Christopher J. Borrelli, Yohan Frans, Geoffrey Zhang, Hongtao Zhang
-
Patent number: 10812089Abstract: Apparatus and associated methods relating to reducing lock time include pre-calibrating and storing phase-locked loop (PLL) and/or injection-locked oscillator (ILO) adaptation values during startup and loading the pre-calibrated values during rate change. In an illustrative example, an integrated circuit may include a controllable frequency circuit operable at frequencies within each of a plurality of frequency bands. A data store may store operational settings associated with each frequency of the plurality of frequency bands. A state machine may be coupled to the controllable frequency circuit and the data store configured to select a predetermined frequency band in response to a command signal, retrieve, from the data store, operational settings associated with the predetermined frequency band, and, apply the retrieved operational settings to the controllable frequency circuit.Type: GrantFiled: March 18, 2019Date of Patent: October 20, 2020Assignee: XILINX, INC.Inventors: Caleb S. Leung, Edward Lee, Alan C. Wong, Christopher J. Borrelli, Yohan Frans
-
Publication number: 20200304130Abstract: Apparatus and associated methods relating to reducing lock time include pre-calibrating and storing phase-locked loop (PLL) and/or injection-locked oscillator (ILO) adaptation values during startup and loading the pre-calibrated values during rate change. In an illustrative example, an integrated circuit may include a controllable frequency circuit operable at frequencies within each of a plurality of frequency bands. A data store may store operational settings associated with each frequency of the plurality of frequency bands. A state machine may be coupled to the controllable frequency circuit and the data store configured to select a predetermined frequency band in response to a command signal, retrieve, from the data store, operational settings associated with the predetermined frequency band, and, apply the retrieved operational settings to the controllable frequency circuit.Type: ApplicationFiled: March 18, 2019Publication date: September 24, 2020Applicant: Xilinx, Inc.Inventors: Caleb S. Leung, Edward Lee, Alan C. Wong, Christopher J. Borrelli, Yohan Frans
-
Patent number: 10749729Abstract: A circuit includes an AGC adaptation circuit configured to receive a first signal generated based on an AGC output signal from an AGC circuit. The AGC circuit applies an AGC gain to an AGC input signal to generate the AGC output signal. The AGC adaptation circuit determines an observed value of the first signal, and determines a AGC adaptation step size based on the observed value and a predetermined target value associated with the first signal. The AGC adaptation circuit provides a second signal to adjust the AGC gain of the AGC circuit using the AGC adaptation step size.Type: GrantFiled: May 28, 2019Date of Patent: August 18, 2020Assignee: Xilinx, Inc.Inventors: Alan C. Wong, Hong Sik Ahn, Edward Lee, Christopher J. Borrelli
-
Patent number: 10530561Abstract: Apparatus and associated methods relate to using a high learning rate to speed up the training of a receiver and switching from a high learning rate to a low learning rate for fine tuning based on exponentially weighted moving average convergence. In an illustrative example, a selection circuit may switch the high learning rate to the low learning rate based on a comparison of a moving average difference en to a predetermined stability criteria T1 of the receiver. The moving average difference en may include an exponentially weighted moving average of a difference between two consecutive exponentially weighted moving averages of an operation parameter un of the signal communication channel. By using this method, the training time for the receiver may be advantageously reduced.Type: GrantFiled: March 20, 2019Date of Patent: January 7, 2020Inventors: Zao Liu, Yang Liu, Zhaoyin D. Wu, Geoffrey Zhang, Yu Xu, Alan C. Wong
-
Patent number: 9960902Abstract: An example method of clock and data recovery in a receiver includes generating data samples and crossing samples of a received signal based on a data clock signal and a crossing clock signal, respectively, which are derived from a sampling clock signal; adjusting a phase of the sampling clock signal using a clock and data recovery (CDR) circuit based on the data samples and the crossing samples; adjusting relative phase between the data clock signal and the crossing clock signal from a first phase difference to a second phase difference that is less than ninety degrees; and reverting the relative phase between the data clock signal and the crossing clock signal to the first phase difference after a threshold time period.Type: GrantFiled: December 15, 2016Date of Patent: May 1, 2018Assignee: XILINX, INC.Inventors: Winson Lin, Yu Xu, Caleb S. Leung, Alan C. Wong, Christopher J. Borrelli, Yohan Frans, Kun-Yung Chang
-
Patent number: 9882703Abstract: An example method of clock and data recovery in a receiver includes generating data samples and crossing samples of a received signal based on a data phase and a crossing phase, respectively, of a sampling clock supplied by a phase interpolator in the receiver; generating a phase detect result signal in response to phase detection of the data samples and the crossing samples; filtering the phase detect result signal to generate a phase interpolator code, the phase interpolator generating the sampling clock based on the phase interpolator code; determining an average phase detect result from the phase detect result signal; and adjusting the phase interpolator code in response to the average phase detect result being less than a threshold value.Type: GrantFiled: November 8, 2016Date of Patent: January 30, 2018Assignee: XILINX, INC.Inventors: Yu Xu, Winson Lin, Caleb S. Leung, Alan C. Wong, Christopher J. Borrelli, Yohan Frans, Kun-Yung Chang
-
Patent number: 9209960Abstract: A method relates generally to a receiver. In such a method, a check of a clock and data recovery block of the receiver for a metastable state is performed. A phase input to a phase interpolator of the receiver is changed to cause the clock and data recovery block of the receiver to exit the metastable state within a time limit. To check for the metastable state, a phase difference in received data is determined, and the phase difference is determined to be less than a threshold for the clock and data recovery block being in the metastable state.Type: GrantFiled: November 21, 2014Date of Patent: December 8, 2015Assignee: XILINX, INC.Inventors: Caleb S. Leung, Alan C. Wong, Christopher J. Borrelli, Yu Xu, Yohan Frans, Kun-Yung Chang
-
Patent number: 9148192Abstract: An apparatus relating generally to a transmitter-side of a transceiver or a transmitter used to provide a clock signal is disclosed. In this apparatus, a first signal source is to provide a first periodic signal. A second signal source is to provide a second periodic signal. A first multiplexer is coupled to receive the first periodic signal and the second periodic signal to provide a selected one thereof as a first selected output. A phase interpolator is coupled to the first multiplexer to receive the first selected output. The phase interpolator includes a second multiplexer. The second multiplexer is coupled to receive the first selected output and a phase-interpolated version of the first selected output to output a selected one thereof as a second selected output. A divider is coupled to the second multiplexer to receive the second selected output to provide the clock signal.Type: GrantFiled: August 8, 2013Date of Patent: September 29, 2015Assignee: XILINX, INC.Inventors: Alan C. Wong, Christopher J. Borrelli, Loren Jones, Seu Wah Low, Parag Upadhyaya, Robert M. Ondris, Sarosh I. Azad