Abstract: The present disclosure relates generally to system and method of data processing that may provide for efficient use of on-chip cache for processing data having a first bit precision and a second bit precision. In some implementations an on-chip cache is configured to store integer data corresponding to a first bit precision in an integer tile and fractional data corresponding to a difference in bit precision between a second bit precision and the first bit precision in a hybrid memory tile.