Patents by Inventor Alan Turnquist
Alan Turnquist has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 9720809Abstract: Debugging capabilities for software running in a cloud-computing environment are disclosed. Embodiments enable developers to debug any process running on a virtual machine hosted in a remote data center, virtual network, or cloud services environment over the Internet through a secured connection without manually installing and configuring a remote debugging monitor. A debugger module is dynamically installed and configured on a remote machine over the Internet through an extension model. In another embodiment, a debugger module is dynamically installed and configured on a remote machine over the Internet through a remote scripting approach. A secure connection is automatically established between debugger application components and debugging components on the remote machine.Type: GrantFiled: February 24, 2014Date of Patent: August 1, 2017Assignee: MICROSOFT TECHNOLOGY LICENSING, LLCInventors: Boris M. Scholl, Alan Turnquist, Nizar Nassar Ali Qamar, Brahmnes Fung, Sung Hon Wu
-
Publication number: 20140173565Abstract: Debugging capabilities for software running in a cloud-computing environment are disclosed. Embodiments enable developers to debug any process running on a virtual machine hosted in a remote data center, virtual network, or cloud services environment over the Internet through a secured connection without manually installing and configuring a remote debugging monitor. A debugger module is dynamically installed and configured on a remote machine over the Internet through an extension model. In another embodiment, a debugger module is dynamically installed and configured on a remote machine over the Internet through a remote scripting approach. A secure connection is automatically established between debugger application components and debugging components on the remote machine.Type: ApplicationFiled: February 24, 2014Publication date: June 19, 2014Applicant: MICROSOFT CORPORATIONInventors: Boris M. Scholl, Alan Turnquist, Nizar Nassar Ali Qamar, Brahmnes Fung, Sung Hon Wu
-
Patent number: 7089135Abstract: An event based test system for testing an IC device under test (DUT) designed under an automatic electronic design (EDA) environment. The event based test system includes an event memory for storing event data derived directly from simulation of design data for an intended IC in the EDA environment where the event data to denote each event is formed with time index indicating a time length from a predetermined point and an event type indicating a type of change at an event, an event generation unit for generating test vectors based on the event data where waveform of each vector is determined by the event type and a timing of the waveform is determined by accumulating the time index of previous events, and means for supplying test vectors to the DUT and evaluating response outputs of the DUT at predetermined timings.Type: GrantFiled: May 20, 2002Date of Patent: August 8, 2006Assignee: Advantest Corp.Inventors: Rochit Rajsuman, Shigeru Sugamori, Robert F. Sauer, Hiroaki Yamoto, James Alan Turnquist, Bruce R. Parnas, Anthony Le
-
Patent number: 6678643Abstract: A semiconductor test system which generates a test pattern produced based on data resultant to device logic simulation performed on a computer for an LSI device designed in an electronic design automation (EDA) environment, tests the LSI device, and feedbacks the test results to the EDA environment. The semiconductor test system includes an event file for storing event data obtained by executing device logic simulation in a design stage of an LSI device under test; an event memory for storing the event data from the event file relative to timings; means for generating a test pattern by directly using the event data from the event memory and applying the test pattern to the LSI device under test; a result data file for evaluating a response output of the LSI device under test and storing resultant evaluation data; and means for evaluating design of the LSI device based on the data stored in the result data file.Type: GrantFiled: June 28, 1999Date of Patent: January 13, 2004Assignee: Advantest Corp.Inventors: James Alan Turnquist, Shigeru Sugamori, Hiroaki Yamoto
-
Patent number: 6668331Abstract: An apparatus and method in an event based test system for testing an electronics device under test (DUT). The apparatus includes an event memory for storing timing data and event type data of each event wherein the timing data of a current event is expressed by a delay time from an event immediately prior thereto with use of a specified number of data bits, and an additional delay time inserted in the timing data of a specified event in such a way to establish a total delay time of the current event which is longer than that can be expressed by the specified number of data bits in the event memory. The additional delay time is inserted by replicating the timing data and the event type data of the event immediately prior to the specified event.Type: GrantFiled: March 24, 2000Date of Patent: December 23, 2003Assignee: Advantest Corp.Inventors: Glen A. Gomes, Anthony Le, James Alan Turnquist, Rochit Rajusman, Shigeru Sugamori
-
Publication number: 20030217345Abstract: An event based test system for testing an IC device under test (DUT) designed under an automatic electronic design (EDA) environment. The event based test system includes an event memory for storing event data derived directly from simulation of design data for an intended IC in the EDA environment wherein the event data to denote each event is formed with time index indicating a time length from a predetermined point and an event type indicating a type of change at an event, an event generation unit for generating test vectors based on the event data from the event memory where waveform of each vector is determined by the event type and a timing of the waveform is determined by accumulating the time index of previous events, and means for supplying test vectors to the DUT and evaluating response outputs of the DUT at predetermined timings.Type: ApplicationFiled: May 20, 2002Publication date: November 20, 2003Inventors: Rochit Rajsuman, Shigeru Sugamori, Robert F. Sauer, Hiroaki Yamoto, James Alan Turnquist, Bruce R. Parnas, Anthony Le
-
Publication number: 20030110427Abstract: A semiconductor test system is disclosed which accepts pincards from multiple vendors, each pincard including a local non-volatile memory in which specific calibration data can be stored. Each pincard in the test system may be capable of performing different types of tests on the DUT. Non-volatile memory on the pincard is used to store pincard calibration data, and loadboard and socket related calibration data may also be stored locally in the non-volatile memory of each pincard for use in compensating for signal degradation. Calibration data related to pincard slots (i.e. slot-to-slot skew) may be stored in nonvolatile memory on a test system backplane and used to calibrate slot-to-slot skew of the pincard.Type: ApplicationFiled: January 10, 2003Publication date: June 12, 2003Applicant: ADVANTEST CORPORATIONInventors: Rochit Rajsuman, Robert Sauer, James Alan Turnquist, Hiroki Yamoto, Shigeru Sugamori
-
Patent number: 6578169Abstract: A semiconductor test system for testing a semiconductor device under test (DUT) is able to store failure data in a data failure memory with small memory capacity. The semiconductor test system includes a pattern memory for storing pattern data therein to produce a test pattern to be supplied to the DUT, means for evaluating an output signal of the DUT and producing failure data when there is a fail therein, a data failure memory for storing the failure data, and compaction means for assigning a plurality of addresses of the pattern memory to a single address of the data failure memory in a first test operation so that failure data occurred for each group of addresses of the pattern memory is stored in a corresponding address of the data failure memory, and for executing a second test operation for only a group of addresses of the pattern memory in which the failure data is detected without an address compaction.Type: GrantFiled: April 8, 2000Date of Patent: June 10, 2003Assignee: Advantest Corp.Inventors: Anthony Le, Rochit Rajsuman, James Alan Turnquist, Shigeru Sugamori
-
Patent number: 6567941Abstract: An event based test system has a cost effective, error free, secure and simple way of managing the calibration data for all of the pin cards used therein. The test system has a large number of test channels for testing a semiconductor device under test (DUT) by applying test patterns to device pins of the DUT through the test channels and examining response outputs of the DUT.Type: GrantFiled: April 12, 2000Date of Patent: May 20, 2003Assignee: Advantest Corp.Inventors: James Alan Turnquist, Rochit Rajsuman, Shigeru Sugamori
-
Patent number: 6557128Abstract: A single semiconductor test system which behaves as multiple logic testers, each operating separately and asynchronously from the other. The semiconductor test system includes a host computer for controlling an overall operation of the test system by executing a test program, a plurality of pin-units each having means for generating a test pattern to an assigned pin of a semiconductor device under test (DUT) and evaluating a resultant response of the DUT, a pin-unit bus provided between said host computer and the plurality of pin-units for transmitting data, address, control signals and clocks, and means for configuring the pin-units corresponding to input/output pins of devices under test when a group selection address is placed on the pin-unit bus by the host computer.Type: GrantFiled: November 12, 1999Date of Patent: April 29, 2003Assignee: Advantest Corp.Inventor: James Alan Turnquist
-
Patent number: 6532561Abstract: An event based test system is configured to test an electronics device under test (DUT) by supplying a test signal to the DUT and evaluating an output of the DUT at a timing of a strobe signal. The event based test system includes an event memory for storing timing data of each event formed with an integer multiple of a reference clock period and a fraction of the reference clock period wherein the timing data represents a time difference between a current event and a reference point, an address sequencer for generating address data for accessing the event memory, a timing count and scaling logic for generating an event start signal, an event generation unit for generating each event based on the event start signal and data indicating the fraction of the reference clock period, and a host computer for controlling an overall operation of the event based test system.Type: GrantFiled: September 25, 1999Date of Patent: March 11, 2003Assignee: Advantest Corp.Inventors: James Alan Turnquist, Shigeru Sugamori, Rochit Rajsuman, Hiroaki Yamoto
-
Publication number: 20020157053Abstract: A semiconductor test system is capable of time critical sequence generation using a general purpose operating system. The semiconductor test system includes a tester hardware for providing power sources and test patterns to a device under test, a host computer operated by a general purpose operating system, a configuration software for computing configuration data and timing data based on a test program, a device driver for providing a power trigger and a signal trigger to the tester hardware, and a hardware timer for producing an interrupt signal. The device driver causes to start the test pattern and to deactivate the power sources upon receiving the interrupt signal.Type: ApplicationFiled: April 21, 2001Publication date: October 24, 2002Inventors: Leon Lee Chen, James Alan Turnquist
-
Patent number: 6404218Abstract: An event based test system for testing semiconductor devices under test (DUT). The event based test system is freely configured to a plurality of groups of sin units where each group is able to perform test operations independently from the other. The start and end timings of the test in each group are independently made by generating multiple end of test signals. The event based test system includes a plurality of pin units to be assigned to pins of the DUT, a signal generator for generating an end of test signal for indicating an end of current test which is generated for each pin unit independently from other pin units, and a system controller for controlling an overall operation in the event based test system by communicating with each pin unit. The end of test signal for each pin unit is selected by condition specified by the system controller and the selected end of test signal is provided to the system controller and to the other pin units.Type: GrantFiled: April 24, 2000Date of Patent: June 11, 2002Assignee: Advantest Corp.Inventors: Anthony Le, James Alan Turnquist, Rochit Rajsuman, Shigeru Sugamori
-
Patent number: 6377065Abstract: A semiconductor test system has a glitch detection function for detecting glitches in an output signal from a device under test to accurately evaluate the device under test (DUT) . The semiconductor test system includes an event memory for storing event data, an event generator for producing test patterns, strobe signals and expected patterns based on the event data from the event memory, a pin electronics for transmitting the test pattern from the event generator to the DUT and receiving an output signal of the DUT and sampling the output signal by timings of the strobe signals, a pattern comparator for comparing sampled output data with the expected patterns, and a glitch detection unit for receiving the output signal from the DUT and detecting a glitch in the output signal by counting a number of edges in the output signal and comparing an expected number of edges.Type: GrantFiled: April 13, 2000Date of Patent: April 23, 2002Assignee: Advantest Corp.Inventors: Anthony Le, Rochit Rajsuman, James Alan Turnquist, Shigeru Sugamori
-
Patent number: 6360343Abstract: An event based test system for testing an electronics device under test (DUT) by supplying a test signal to the DUT and evaluating an output of the DUT at a timing of a strobe signal. The event based test system includes an event memory for storing timing data of each event which represents a time difference between two adjacent events, an address sequencer for generating address data for accessing the event memory, a timing count logic for summing the timing data to produce an overall time of each event relative to a predetermined reference point, an event generation circuit for generating each event based on the overall time for formulating the test signal or strobe signals, and a host computer for controlling an overall operation of the event based test system.Type: GrantFiled: February 26, 1999Date of Patent: March 19, 2002Assignee: Advantest Corp.Inventor: James Alan Turnquist
-
Patent number: 6226765Abstract: An event based test system for storing event data in a compressed form to reduce the size of a memory and decompressing the data to produce the events for testing a device under test (DUT). The event based test system includes a clock count memory for storing clock count data of each event wherein the clock count data is formed of one or more data words depending on the value of the integral part data, a vernier data memory for storing vernier data of each event wherein the vernier data memory stores vernier data for two or more events in the same memory location, an address sequencer for generating address data for accessing the clock count memory and the vernier data memory, a decompressor for reproducing the clock count data from the clock count memory and the vernier data from the vernier data memory corresponding to each event.Type: GrantFiled: February 26, 1999Date of Patent: May 1, 2001Assignee: Advantest Corp.Inventors: Anthony Le, James Alan Turnquist
-
Patent number: 5883906Abstract: A compression and decompression apparatus to be used for transferring test pattern data from a storage device of a host computer to a pattern memory in a semiconductor test system for testing a semiconductor device to decrease the time required for the data transfer.Type: GrantFiled: August 15, 1997Date of Patent: March 16, 1999Assignee: Advantest Corp.Inventors: James Alan Turnquist, Leon Lee Chen