Patents by Inventor Albert W. Vinal

Albert W. Vinal has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).

  • Patent number: 5525822
    Abstract: A high saturation current, low leakage, Fermi threshold field effect transistor includes a predetermined minimum doping concentration of the source and drain facing the channel to maximize the saturation current of the transistor. Source and drain doping gradient regions between the source/drain and the channel, respectively, of thickness greater than 300.ANG. are also provided. The threshold voltage of the Fermi-FET may also be lowered from twice the Fermi potential of the substrate, while still maintaining zero static electric field in the channel perpendicular to the substrate, by increasing the doping concentration of the channel from that which produces a threshold voltage of twice the Fermi potential. By maintaining a predetermined channel depth, preferably about 600.ANG., the saturation current and threshold voltage may be independently varied by increasing the source/drain doping concentration facing the channel and by increasing the excess carrier concentration in the channel, respectively.
    Type: Grant
    Filed: May 1, 1995
    Date of Patent: June 11, 1996
    Assignee: Thunderbird Technologies, Inc.
    Inventor: Albert W. Vinal
  • Patent number: 5440160
    Abstract: A high saturation current, low leakage, Fermi threshold field effect transistor includes a predetermined minimum doping concentration of the source and drain facing the channel to maximize the saturation current of the transistor. Source and drain doping gradient regions between the source/drain and the channel, respectively, of thickness greater than 300 .ANG. are also provided. The threshold voltage of the Fermi-FET may also be lowered from twice the Fermi potential of the substrate, while still maintaining zero static electric field in the channel perpendicular to the substrate, by increasing the doping concentration of the channel from that which produces a threshold voltage of twice the Fermi potential. By maintaining a predetermined channel depth, preferably about 600 .ANG., the saturation current and threshold voltage may be independently varied by increasing the source/drain doping concentration facing the channel and by increasing the excess carrier concentration in the channel, respectively.
    Type: Grant
    Filed: January 5, 1994
    Date of Patent: August 8, 1995
    Assignee: Thunderbird Technologies, Inc.
    Inventor: Albert W. Vinal
  • Patent number: 5438007
    Abstract: A field effect transistor includes a polycrystalline silicon gate having a semiconductor junction therein. The semiconductor junction is formed of first and second oppositely doped polycrystalline silicon layers, and extends parallel to the substrate face. The polycrystalline silicon gate including the semiconductor junction therein is perfectly formed by implanting ions into the top of the polycrystalline silicon gate simultaneous with implantation of the source and drain regions. The semiconductor junction thus formed does not adversely impact the performance of the field effect transistor, and provides a low resistance ohmic gate contact. The gate need not be masked during source and drain implant, resulting in simplified fabrication.
    Type: Grant
    Filed: September 28, 1993
    Date of Patent: August 1, 1995
    Assignee: Thunderbird Technologies, Inc.
    Inventors: Albert W. Vinal, Michael W. Dennen
  • Patent number: 5424980
    Abstract: A random access memory (RAM) includes a plurality of sensing circuits. During a read operation, the RAM detects that one of the sensing circuits has sensed a binary digit. In response, the read operation is terminated and an idle operation is initiated to provide a self-timing RAM. During a write operation, the data which is stored in a RAM cell is also sensed by one of the sensing circuits and the memory detects that one of the sensing circuits has sensed the stored data. In response, the write operation is terminated and an idle operation is initiated. Self-timing read and write operations are thereby provided.
    Type: Grant
    Filed: February 25, 1994
    Date of Patent: June 13, 1995
    Assignee: Thunderbird Technologies, Inc.
    Inventor: Albert W. Vinal
  • Patent number: 5396457
    Abstract: A differential latching inverter uses a pair of cross-coupled inverters having a skewed voltage transfer function to rapidly sense a differential signal on a pair of bit lines in a random access memory and provide high speed sensing during a read operation. The differential latching inverter may also include a and additional pull-up circuits to enhance high speed pair of symmetrical transfer function output inverters operation. The outputs of all of the differential latching inverters may be directly connected to a pair of OR gates with the output of one OR gate signifying that a logical ONE has been read and the output of the second OR gate signifying that a logical ZERO has been read. The differential latching inverter may be used in a memory architecture having primary bit lines and signal bit lines, with a differential latching inverter being connected to each pair of signal bit lines.
    Type: Grant
    Filed: February 25, 1994
    Date of Patent: March 7, 1995
    Assignee: Thunderbird Technologies, Inc.
    Inventor: Albert W. Vinal
  • Patent number: 5391949
    Abstract: A differential latching inverter uses a pair of cross-coupled inverters having a skewed voltage transfer function to rapidly sense a differential signal on a pair of bit lines in a random access memory and provide high speed sensing during a read operation. The differential latching inverter may also include a pair of symmetrical transfer function output inverters and additional pull-up circuits to enhance high speed operation. The differential latching inverter may be used in a memory architecture having primary bit lines and signal bit lines, with a differential latching inverter being connected to each pair of signal bit lines. The primary bit lines and signal bit lines are coupled to one another during read and write operations and decoupled from one another otherwise. The read and write operations may be internally timed without the need for external clock pulses in response to a high speed address change detection system, and internal timing signals generated by delay ring segment buffers.
    Type: Grant
    Filed: August 9, 1994
    Date of Patent: February 21, 1995
    Assignee: Thunderbird Technologies, Inc.
    Inventor: Albert W. Vinal, deceased
  • Patent number: 5388075
    Abstract: A differential latching inverter uses a pair of cross-coupled inverters having a skewed voltage transfer function to rapidly sense a differential signal on a pair of bit lines in a random access memory and provide high speed sensing during a read operation. The differential latching inverter may also include a pair of symmetrical transfer function output inverters and additional pull-up circuits to enhance high speed operation. The differential latching inverter may be used in a memory architecture having primary bit lines and signal bit lines, with a differential latching inverter being connected to each pair of signal bit lines. The primary bit lines and signal bit lines are coupled to one another during read and write operations and decoupled from one another otherwise. The read and write operations may be internally timed without the need for external clock pulses in response to a high speed address change detection system, and internal timing signals generated by delay ring segment buffers.
    Type: Grant
    Filed: February 25, 1994
    Date of Patent: February 7, 1995
    Assignee: Thunderbird Technologies, Inc.
    Inventor: Albert W. Vinal
  • Patent number: 5384730
    Abstract: The pass transistors in a random access memory array are activated only upon coincident (simultaneous) selection of both the associated row and the associated column of the memory cell; otherwise, activation of the pass transistors is prevented. Thus, when a word line is selected, only the pass transistors in the memory cell corresponding to a simultaneously selected bit line is active, rather than all of the pass transistors pairs connected to the word line. Transient power consumption during word line selection and deselection is thereby reduced. Coincident pass transistor activation may be obtained by providing a column select line for each column of the memory array, and gating means in each cell which electrically activates the associated pass transistors only upon simultaneous selection of the associated column select line and the associated word line, and for preventing activation of the associated pass transistors otherwise.
    Type: Grant
    Filed: March 23, 1994
    Date of Patent: January 24, 1995
    Assignee: Thunderbird Technologies, Inc.
    Inventor: Albert W. Vinal
  • Patent number: 5374836
    Abstract: A high current Fermi-FET includes an injector region of the same conductivity type as the Fermi-Tub region and the source and drain regions, located adjacent the source region and facing the drain region. The injector region is preferably doped at a doping level which is intermediate the relatively low doping concentration of the Fermi-Tub and the relatively high doping concentration of the source region. The injector region controls the depth of the carriers injected into the channel and maximizes injection of carriers into the channel at a predetermined depth below the gate. The injector region may also extend to the Fermi-tub depth to decrease bottom leakage current. Alternatively, a bottom leakage current control region may be used to decrease bottom leakage current. Lower pinch-off voltage and increased saturation current are obtained by providing a gate sidewall spacer which extends from adjacent the source injector region to adjacent the sidewall of the polysilicon gate electrode of the Fermi-FET.
    Type: Grant
    Filed: February 23, 1993
    Date of Patent: December 20, 1994
    Assignee: Thunderbird Technologies, Inc.
    Inventors: Albert W. Vinal, Michael W. Dennen
  • Patent number: 5371396
    Abstract: A field effect transistor includes a polycrystalline silicon gate having a semiconductor junction therein. The semiconductor junction is formed of first and second oppositely doped polycrystalline silicon layers, and extends parallel to the substrate face. The polycrystalline silicon gate including the semiconductor junction therein is perfectly formed by implanting ions into the top of the polycrystalline silicon gate simultaneous with implantation of the source and drain regions. The semiconductor junction thus formed does not adversely impact the performance of the field effect transistor, and provides a low resistance ohmic gate contact. The gate need not be masked during source and drain implant, resulting in simplified fabrication.
    Type: Grant
    Filed: July 2, 1993
    Date of Patent: December 6, 1994
    Assignee: Thunderbird Technologies, Inc.
    Inventors: Albert W. Vinal, Michael W. Dennen
  • Patent number: 5369295
    Abstract: An improved Fermi FET structure with low gate and diffusion capacity allows conduction carriers to flow within the channel at a predetermined depth in the substrate below the gate, without requiring an inversion layer to be created at the surface of the semiconductor. The low capacity Fermi FET is preferably implemented using a Fermi Tub having a predetermined depth, and with a conductivity type opposite the substrate conductivity type and the same conductivity type as the drain and source diffusions.
    Type: Grant
    Filed: November 18, 1992
    Date of Patent: November 29, 1994
    Assignee: Thunderbird Technologies, Inc.
    Inventor: Albert W. Vinal
  • Patent number: 5367186
    Abstract: A Fermi-FET includes a Fermi-tub region at a semiconductor substrate surface, wherein the Fermi-tub depth is bounded between a maximum tub depth and a minimum tub depth. The Fermi-tub depth is sufficiently deep to completely deplete the Fermi-tub region by the substrate tub junction at the threshold voltage of the field effect transistor, and is also sufficiently shallow to produce a closed inversion injection barrier between the source region and the drain region below the threshold voltage of the Fermi-FET. High saturation current and low leakage current are thereby produced simultaneously. Source and drain injector regions and a gate sidewall spacer may also be provided.
    Type: Grant
    Filed: April 21, 1993
    Date of Patent: November 22, 1994
    Assignee: Thunderbird Technologies, Inc.
    Inventors: Albert W. Vinal, Michael W. Dennen
  • Patent number: 5365483
    Abstract: A differential latching inverter uses a pair of cross-coupled inverters having a skewed voltage transfer function to rapidly sense a differential signal on a pair of bit lines in a random access memory and provide high speed sensing during a read operation. The differential latching inverter may also include a pair of symmetrical transfer function output inverters and additional pull-up circuits to enhance high speed operation. The differential latching inverter may be used in a memory architecture having primary bit lines and signal bit lines, with a differential latching inverter being connected to each pair of signal bit lines. The primary bit lines and signal bit lines are coupled to one another during read and write operations and decoupled from one another otherwise. The read and write operations may De internally timed without the need for external clock pulses in response to a high speed address change detection system, and internal timing signals generated by delay ring segment buffers.
    Type: Grant
    Filed: February 25, 1994
    Date of Patent: November 15, 1994
    Assignee: Thunderbird Technologies, Inc.
    Inventor: Albert W. Vinal
  • Patent number: 5363001
    Abstract: A data input register for a random access memory includes a data input line which is coupled to TRUE and COMPLEMENT outputs. A first and a second Ring Segment Buffer is connected to a respective one of the TRUE and COMPLEMENT outputs. The Ring Segment Buffer produces TRUE and COMPLEMENT binary signals at relatively fast rise time compared to the relatively slow rise time binary input signal. The Ring Segment Buffer outputs are coupled to a write control circuit for writing data into a selected memory cell of a random access memory array. The data input circuit architecture can also be used to produce relatively fast rise time TRUE and COMPLEMENT binary signals from a relatively slow rise time binary input signal for other applications.
    Type: Grant
    Filed: February 25, 1994
    Date of Patent: November 8, 1994
    Assignee: Thunderbird Technologies, Inc.
    Inventor: Albert W. Vinal
  • Patent number: 5357480
    Abstract: An address change detection system detects a change in an address input in a memory to initiate a read or write operation. The address change detection system uses a transition detection delay unit for each address bit of the memory. The transition detection delay unit is responsive to a change in an associated address bit to provide a clock output pulse of predetermined duration. The transition detection delay unit comprises a latch which is coupled to the associated address bit, and a pair of Delay Ring Segment Buffers, each coupled to a respective output of the latch. The output of the Delay Ring Segment Buffer is provided to cascaded NAND gates to form the output of the transition detection delay unit. The outputs of all of the transition detection delay units are provided to an OR gate, the output of which provides an indication of an address change.
    Type: Grant
    Filed: February 25, 1994
    Date of Patent: October 18, 1994
    Assignee: Thunderbird Technologies, Inc.
    Inventor: Albert W. Vinal
  • Patent number: 5305269
    Abstract: A differential latching inverter uses a pair of cross-coupled inverters having a skewed voltage transfer function to rapidly sense a differential signal on a pair of bit lines in a random access memory and provide high speed sensing during a read operation. The differential latching inverter may also include a pair of symmetrical transfer function output inverters and additional pull-up circuits to enhance high speed operation. The differential latching inverter may be used in a memory architecture having primary bit lines and signal bit lines, with a differential latching inverter being connected to each pair of signal bit lines. The primary bit lines and signal bit lines are coupled to one another during read and write operations and decoupled from one another otherwise. The read and write operations may be internally timed without the need for external clock pulses in response to a high speed address change detection system, and internal timing signals generated by delay ring segment buffers.
    Type: Grant
    Filed: August 7, 1991
    Date of Patent: April 19, 1994
    Assignee: Thunderbird Technologies, Inc.
    Inventor: Albert W. Vinal
  • Patent number: 5304874
    Abstract: A differential latching inverter uses a pair of cross-coupled inverters having a skewed voltage transfer function to rapidly sense a differential signal on a pair of bit lines in a random access memory and provide high speed sensing during a read operation. The differential latching inverter may also include a pair of symmetrical transfer function output inverters and additional pull-up circuits to enhance high speed operation. The differential latching inverter may be used in a memory architecture having primary bit lines and signal bit lines, with a differential latching inverter being connected to each pair of signal bit lines. The primary bit lines and signal bit lines are coupled to one another during read and write operations and decoupled from one another otherwise. The read and write operations may be internally timed without the need for external clock pulses in response to a high speed address change detection system, and internal timing signals generated by delay ring segment buffers.
    Type: Grant
    Filed: May 31, 1991
    Date of Patent: April 19, 1994
    Assignee: Thunderbird Technologies, Inc.
    Inventor: Albert W. Vinal
  • Patent number: 5247212
    Abstract: A high speed low Capacitance Complementary Logic Input Parallel (CLIP) logic family includes an FET driving stage, a complementary FET inverter, and at least one gating FET. The dimensions of the gating FET are controlled relative to the dimensions of the driving stage FETs to provide a high speed logic circuit. AND and OR CLIP logic circuits may be provided. A clocked CLIP logic circuit may be provided by adding a clocking FET. A latching clocked CLIP logic circuit may also be provided by adding a latching FET. In the latching clocked CLIP logic circuit, the gate output is latched so that it does not change during the clock period regardless of changes in the logic inputs of the circuit. The speed of the CLIP logic circuits may be further increased by including germanium in the channel of its P-channel FETs to thereby increase carrier mobility in the P-channel FETs. The N-channel FETs are free of germanium.
    Type: Grant
    Filed: January 31, 1991
    Date of Patent: September 21, 1993
    Assignee: Thunderbird Technologies, Inc.
    Inventor: Albert W. Vinal
  • Patent number: 5222039
    Abstract: A static random access memory (SRAM) cell uses a pair of conventional cross-coupled MOSFET devices including an inversion layer, and a pair of inversion-free Fermi threshold FET devices, of the same conductivity type as the cross-coupled transistor pair, for resistive loads. The Fermi-FETs provide a high valued resistor, the value of which is independent of current variations and which is easily fabricated without the need to control polycrystalline silicon grain size. The Fermi-FETs may also provide temperature compensation of the SRAM cell so that it is operable over a wide range of temperature. Fermi-FETs may also be used for the pass transistors of the SRAM cell with the Fermi-FET's low gate capacitance minimizing the loading of the word line. A high speed, dense SRAM cell is provided. The Fermi-FET may also be used in other applications which require low input capacitance, high value constant resistance and temperature compensation.
    Type: Grant
    Filed: November 28, 1990
    Date of Patent: June 22, 1993
    Assignee: Thunderbird Technologies, Inc.
    Inventor: Albert W. Vinal
  • Patent number: 5194923
    Abstract: An improved Fermi FET structure with low gate and diffusion capacity allows conduction carriers to flow within the channel at a predetermined depth in the substrate below the gate, without requiring an inversion layer to be created at the surface of the semiconductor. The low capacity Fermi FET is preferably implemented using a Fermi Tub having a predetermined depth, and with a conductivity type opposite the substrate conductivity type and the same conductivity type as the drain and source diffusions.
    Type: Grant
    Filed: January 28, 1992
    Date of Patent: March 16, 1993
    Assignee: Thunderbird Technologies, Inc.
    Inventor: Albert W. Vinal