Patents by Inventor Albrecht Kieslich
Albrecht Kieslich has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 11476389Abstract: The invention relates to a method for producing an optoelectronic semiconductor chip comprising the following steps: providing a semiconductor body (1) having a radiation-permeable surface (1a), and introducing structures (2) into the semiconductor body (1) on the radiation-permeable surface (1a), wherein the structures (2) are quasi-regular.Type: GrantFiled: September 3, 2018Date of Patent: October 18, 2022Assignee: OSRAM OLED GmbHInventors: Michael Huber, Jana Sommerfeld, Martin Herz, Sebastian Hoibl, Christian Rumbolz, Albrecht Kieslich, Bernd Boehm, Georg Rossbach, Markus Broell
-
Publication number: 20210126163Abstract: The invention relates to a method for producing an optoelectronic semiconductor chip comprising the following steps: providing a semiconductor body (1) having a radiation-permeable surface (1a), and introducing structures (2) into the semiconductor body (1) on the radiation-permeable surface (1a), wherein the structures (2) are quasi-regular.Type: ApplicationFiled: September 3, 2018Publication date: April 29, 2021Inventors: Michael Huber, Jana Sommerfeld, Martin Herz, Sebastian Hoibl, Christian Rumbolz, Albrecht Kieslich, Bernd Boehm, Georg Rossbach, Markus Broell
-
Patent number: 9825198Abstract: A method of producing a plurality of optoelectronic semiconductor chips includes a) providing a layer composite assembly having a principal plane which delimits the layer composite assembly in a vertical direction, and includes a semiconductor layer sequence having an active region that generates and/or detects radiation, wherein a plurality of recesses extending from the principal plane in a direction of the active region are formed in the layer composite assembly; b) forming a planarization layer on the principal plane such that the recesses are at least partly filled with material of the planarization layer; c) at least regionally removing material of the planarization layer to level the planarization layer; and d) completing the semiconductor chips, wherein for each semiconductor chip at least one semiconductor body emerges from the semiconductor layer sequence.Type: GrantFiled: November 12, 2012Date of Patent: November 21, 2017Assignee: OSRAM Opto Semiconductors GmbHInventors: Patrick Rode, Lutz Hoeppel, Norwin von Malm, Stefan Illek, Albrecht Kieslich, Siegfried Herrmann
-
Publication number: 20140319547Abstract: A method of producing a plurality of optoelectronic semiconductor chips includes a) providing a layer composite assembly having a principal plane which delimits the layer composite assembly in a vertical direction, and includes a semiconductor layer sequence having an active region that generates and/or detects radiation, wherein a plurality of recesses extending from the principal plane in a direction of the active region are formed in the layer composite assembly; b) forming a planarization layer on the principal plane such that the recesses are at least partly filled with material of the planarization layer; c) at least regionally removing material of the planarization layer to level the planarization layer; and d) completing the semiconductor chips, wherein for each semiconductor chip at least one semiconductor body emerges from the semiconductor layer sequence.Type: ApplicationFiled: November 12, 2012Publication date: October 30, 2014Inventors: Patrick Rode, Lutz Hoeppel, Norwin von Malm, Stefan Illek, Albrecht Kieslich, Siegfried Herrmann
-
Patent number: 7259060Abstract: A method fabricates a semiconductor structure having a plurality of memory cells that are provided in a semiconductor substrate of a first conductivity type and contains a plurality of planar selection transistors and a corresponding plurality of storage capacitors connected thereto. The selection transistors have respective first and second active regions of a second conductivity type. The first active regions are connected to the storage capacitors and the second active regions are connected to respective bit lines, and respective gate stacks, which are provided above the semiconductor substrate in a manner insulated by a gate dielectric. In this case, a single-sided halo doping is effected, and an excessive outdiffusion of the halo doping zones is prevented by introduction of a diffusion-inhibiting species.Type: GrantFiled: November 23, 2004Date of Patent: August 21, 2007Assignee: Infineon Technologies AGInventors: Jürgen Amon, Jürgen Faul, Johann Alsmeier, Matthias Goldbach, Albrecht Kieslich, Ralf Müller, Dirk Offenberg, Thomas Schuster
-
Patent number: 7217610Abstract: A method for the integration of field-effect transistors for memory and logic applications in a semiconductor substrate is disclosed. The gate dielectric and a semiconductor layer are deposited over the whole area both in the logic region and in the memory region. From these layers, the gate electrodes in the memory region are formed, the source and drain regions are implanted and the memory region is covered in a planarizing manner with an insulation material. Afterward, the gate electrodes are formed from the semiconductor layer and the gate dielectric in the logic region.Type: GrantFiled: July 30, 2002Date of Patent: May 15, 2007Assignee: Infineon Technologies AGInventors: Werner Graf, Albrecht Kieslich
-
Patent number: 7189614Abstract: A method for fabricating a trench structure, in particular a trench capacitor with an insulation collar, which is electrically connected to a substrate on one side via a buried contact. Fabrication includes, for example, providing a trench in the substrate using a hard mask with a corresponding mask opening; providing an at least partial trench filling; providing a liner on the resulting structure; carrying out an oblique implantation of impurity ions onto the liner for altering the etching properties of an implanted partial region of the liner; selectively removing the implanted partial region of the liner by a first etching for forming a liner mask from the complimentary partial region of the liner, which partially masks the top side of the trench filling; removing a part of the trench filling by a second etching using the liner mask; and replacing the removed part of the trench filling.Type: GrantFiled: July 8, 2004Date of Patent: March 13, 2007Assignee: Infineon Technologies AGInventors: Stephan Kudelka, Albrecht Kieslich, Kevin Pears
-
Publication number: 20050196689Abstract: A mask level layout has an arrangement of lines and spaces with the spaces interconnected by a further space. The spaces are alternately acted upon with a phase deviation with respect to the spaces, where a phase edge between spaces acted upon differently arises in the region of the further space. Alternatively, the connecting space within the layout may be filled with dark regions. An additional space is inserted in a second layout representing a further mask of the same mask set. The additional space enables formation of an insulating region on a semiconductor substrate at the location where formation of a continuous isolation trench is not possible due to the phase edges or dark regions within originally connecting spaces of the first mask. The first mask can be embodied as a hybrid mask with structures according to the principle of alternating phase masks with a large process window.Type: ApplicationFiled: March 4, 2005Publication date: September 8, 2005Inventors: Christoph Nolscher, Rainer Pforr, Mario Hennig, Albrecht Kieslich
-
Publication number: 20050124124Abstract: A method fabricates a semiconductor structure having a plurality of memory cells that are provided in a semiconductor substrate of a first conductivity type and contains a plurality of planar selection transistors and a corresponding plurality of storage capacitors connected thereto. The selection transistors have respective first and second active regions of a second conductivity type. The first active regions are connected to the storage capacitors and the second active regions are connected to respective bit lines, and respective gate stacks, which are provided above the semiconductor substrate in a manner insulated by a gate dielectric. In this case, a single-sided halo doping is effected, and an excessive outdiffusion of the halo doping zones is prevented by introduction of a diffusion-inhibiting species.Type: ApplicationFiled: November 23, 2004Publication date: June 9, 2005Inventors: Jurgen Amon, Jurgen Faul, Johann Alsmeier, Matthias Goldbach, Albrecht Kieslich, Ralf Muller, Dirk Offenberg, Thomas Schuster
-
Patent number: 6864170Abstract: A method for reducing capacitative coupling between interconnects on a semiconductor structure includes producing a first insulating layer on a semiconductor substrate and etching trenches in the first insulating layer. Metallic interconnects are formed in the trenches by metallization. The semiconductor structure is polished to remove metal from the first insulating layer, leaving behind metal in the trenches. A portion of the first insulating layer between the first and second metallic interconnects is etched so that the first and second metallic interconnects project above the first insulating layer. A second insulating layer is applied on the substrate such that the metallic interconnects project into the second insulating layer. The second insulating layer has a relative permittivity that is lower than the relative permittivity of the first insulating layer.Type: GrantFiled: November 28, 2001Date of Patent: March 8, 2005Assignee: Infineon Technologies AGInventors: Falko Höhnsdorf, Albrecht Kieslich, Detlef Weber
-
Publication number: 20050032324Abstract: A method for fabricating a trench structure, in particular a trench capacitor with an insulation collar, which is electrically connected to a substrate on one side via a buried contact. Fabrication includes, for example, providing a trench in the substrate using a hard mask with a corresponding mask opening; providing an at least partial trench filling; providing a liner on the resulting structure; carrying out an oblique implantation of impurity ions onto the liner for altering the etching properties of an implanted partial region of the liner; selectively removing the implanted partial region of the liner by a first etching for forming a liner mask from the complimentary partial region of the liner, which partially masks the top side of the trench filling; removing a part of the trench filling by a second etching using the liner mask; and replacing the removed part of the trench filling.Type: ApplicationFiled: July 8, 2004Publication date: February 10, 2005Applicant: Infineon Technologies AGInventors: Stephan Kudelka, Albrecht Kieslich, Kevin Pears
-
Patent number: 6849364Abstract: A mask for fabricating semiconductor components contains first transparent regions and second transparent regions. The second regions are laid out such that they do not act on the regions of the photoresist directly beneath them in the exposure of the photoresist through the mask. The transparent regions define a size and a shape of structures to be formed.Type: GrantFiled: August 23, 2002Date of Patent: February 1, 2005Assignee: Infineon Technologies AGInventors: Albrecht Kieslich, Hermann Sachse
-
Publication number: 20040259298Abstract: A method for the integration of field-effect transistors for memory and logic applications in a semiconductor substrate is disclosed. The gate dielectric and a semiconductor layer are deposited over the whole area both in the logic region and in the memory region. From these layers, the gate electrodes in the memory region are formed, the source and drain regions are implanted and the memory region is covered in a planarizing manner with an insulation material. Afterward, the gate electrodes are formed from the semiconductor layer and the gate dielectric in the logic region.Type: ApplicationFiled: August 3, 2004Publication date: December 23, 2004Inventors: Werner Graf, Albrecht Kieslich
-
Patent number: 6753236Abstract: A method for planarizing the surface of an isolating layer that is deposited on a semiconductor body is described. Zones where the isolating layer has a low level are covered with a block mask in order to be able to selectively etch zones of the isolating layer with a higher level.Type: GrantFiled: September 3, 2002Date of Patent: June 22, 2004Assignee: Infineon Technologies AGInventors: Klaus Feldner, Werner Graf, Albrecht Kieslich, Hermann Sachse
-
Patent number: 6750112Abstract: A method of forming a bitline and a bitline contact and a dynamic random access memory (DRAM) cell array includes the following steps. The bitline and the bitline contact are formed in a two-step process, in which, first, the bitline contact is formed in a first dielectric layer and, then, the bitline of a conductive material having a lower resistivity than the bitline contact material is defined in a second dielectric layer (5). According to a preferred embodiment, the second dielectric layer (5) is made of a low k dielectric. The retention anneal process, which is usually performed in the standard DRAM process, is preferably made before depositing the bitline material and, optionally, the low k dielectric. A dynamic random access memory cell array having at least one bitline and a bitline contact can be manufactured by this method.Type: GrantFiled: June 24, 2002Date of Patent: June 15, 2004Assignee: Infineon Technologies AGInventor: Albrecht Kieslich
-
Patent number: 6737748Abstract: In the fabrication of stacked vias, metal islands referred to as landing pads are introduced for the purpose of contact-connection between the vias that are arranged one above the other. The metal islands project laterally beyond the vias to a significant extent on account of the line shortening effect. The vias arranged in layers lying one above the other are laterally offset with respect to one another. The landing pad of the invention is configured as an interconnect running between the vias. On account of the line shortening effect, which is less critical for longer tracks, contact areas provided at the ends of the interconnect do not have to be chosen to be as large as the square contact areas of conventional metal islands and can therefore be accommodated to save more space on a circuit layout to be miniaturized. The shrink factor of such a semiconductor structure is increased.Type: GrantFiled: February 25, 2002Date of Patent: May 18, 2004Assignee: Infineon Technologies AGInventors: Lothar Bauch, Thomas Zell, Matthias Uwe Lehr, Albrecht Kieslich
-
Publication number: 20040029374Abstract: The invention relates to a compact semiconductor structure comprising an insulation layer on a semiconductor substrate and at least two metallic conductor strips (7, 8) in said insulation layer. The invention aims to reduce the capacitive coupling between the neighbouring metallic conductor strips of a semiconductor structure and to enable the production of a more compact semiconductor structure. To achieve this, the inventive semiconductor device is characterised in that the insulation layer comprises a first insulation layer (1) of a predetermined thickness consisting of a first insulation material and a second insulation layer (10) of a predetermined thickness consisting of a second insulation material and located above the first insulation layer (1). The two or more metallic conductor strips (7, 8) extend from the first insulation layer (1) into the second insulation layer (10) and the second insulation material has a lower relative dielectric constant than the first insulation material.Type: ApplicationFiled: September 26, 2003Publication date: February 12, 2004Inventors: Falko Hohnsdorf, Albrecht Kieslich, Detlef Weber
-
Patent number: 6638814Abstract: A method for producing a semiconductor device having a first region with storage capacitors and a second region with at least one well surrounded by an insulation. The method creates both the storage capacitors and the insulation by forming trenches in the first region and at least one trench in the second region, and the trenches have a depth of at least 2 &mgr;m. The trenches in the first region are treated to provide first and second electrodes separated by a dielectric to form the capacitors and each trench in the second region provides an insulation which surrounds any wells in the second region.Type: GrantFiled: January 23, 2002Date of Patent: October 28, 2003Assignee: Infineon Technologies AktiengesellschaftInventors: Albrecht Kieslich, Klaus Feldner, Herbert Benzinger
-
Patent number: 6559547Abstract: The semiconductor structure has a layer structure formed from a metalization layer and a dielectric layer. The metalization layer is patterned and has contact areas. The dielectric layer is composed of a depositable material and covers the metalization layer. The contact areas are formed from many contiguous individual structures, which are so narrow that the depositable material does not form, over the individual structures, any areas which run parallel to the metalization layer. The grid of contiguous individual structures forms a contact area which causes dielectric layer elevations which are particularly low and therefore easy to planarize.Type: GrantFiled: September 15, 2000Date of Patent: May 6, 2003Assignee: Infineon Technologies AGInventors: Matthias Uwe Lehr, Albrecht Kieslich, Peter Thieme, Lars Voland
-
Publication number: 20030045105Abstract: A method for planarizing the surface of an isolating layer that is deposited on a semiconductor body is described. Zones where the isolating layer has a low level are covered with a block mask in order to be able to selectively etch zones of the isolating layer with a higher level.Type: ApplicationFiled: September 3, 2002Publication date: March 6, 2003Inventors: Klaus Feldner, Werner Graf, Albrecht Kieslich, Hermann Sachse