Patents by Inventor Aleksander Zubelewicz
Aleksander Zubelewicz has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 10302814Abstract: A method for stimulating an earth formation according to a stimulation scenario for extracting hydrocarbons from the earth formation includes: selecting an earth formation stimulation scenario; applying a modified Mohr-Coulomb model that is configured to estimate behavior of a rock formation during the stimulation scenario, the modified Mohr-Coulomb model having a term representing dilatation in an out-of-plane orientation; predicting a fracture and damage network using the modified Mohr-Coulomb model; converting the fracture and damage network into permeability; simulating fluid flow in the earth formation using the permeability to predict hydrocarbon production; computing a value of a metric for hydrocarbon production for the selected stimulation scenario; iterating the selecting, applying, predicting, converting, simulating, and computing until the metric value meets or exceeds a threshold value; and stimulating the earth formation using a stimulation treatment system according to the stimulation scenarioType: GrantFiled: August 20, 2015Date of Patent: May 28, 2019Assignee: BAKER HUGHES, A GE COMPANY, LLCInventors: Tobias Hoeink, Aleksander Zubelewicz
-
Publication number: 20170052283Abstract: A method for stimulating an earth formation according to a stimulation scenario for extracting hydrocarbons from the earth formation includes: selecting an earth formation stimulation scenario; applying a modified Mohr-Coulomb model that is configured to estimate behavior of a rock formation during the stimulation scenario, the modified Mohr-Coulomb model having a term representing dilatation in an out-of-plane orientation; predicting a fracture and damage network using the modified Mohr-Coulomb model; converting the fracture and damage network into permeability; simulating fluid flow in the earth formation using the permeability to predict hydrocarbon production; computing a value of a metric for hydrocarbon production for the selected stimulation scenario; iterating the selecting, applying, predicting, converting, simulating, and computing until the metric value meets or exceeds a threshold value; and stimulating the earth formation using a stimulation treatment system according to the stimulation scenarioType: ApplicationFiled: August 20, 2015Publication date: February 23, 2017Applicant: BAKER HUGHES INCORPORATEDInventors: Tobias Hoeink, Aleksander Zubelewicz
-
Publication number: 20080029888Abstract: A method and article of fabrication is described featuring a solder layer having a serpentine, interrupted, or interdigitated boundary. The non-planar design of the boundary layer increases the fatigue life of the solder joint by limiting the damage caused by micro-cracking. This irregularity of the solder boundary constrains the propagation of cracks by creating obstacles along the crack path, redirecting the crack away from the intermetallic layer, or by increasing the path along which the crack propagates.Type: ApplicationFiled: December 14, 2006Publication date: February 7, 2008Applicant: International Business Machines CorporationInventors: Seungbae Park, Sanjeev Sathe, Aleksander Zubelewicz
-
Patent number: 6492724Abstract: A structure and methods for reinforcing a semiconductor device to prevent cracking is provided. The device may take the form of a semiconductor chip or a semiconductor chip package. When a semiconductor chip is provided, an adhesion layer is applied over its top surface, followed by the application of a reinforcing layer over the adhesion layer. When a semiconductor chip package is provided, the package first undergoes a cleaning process, followed by the application of an adhesion layer over its top surface and, lastly, the application of a reinforcing layer over the adhesion layer.Type: GrantFiled: March 2, 2001Date of Patent: December 10, 2002Assignee: International Business Machines CorporationInventors: Michael Anthony Gaynes, Mark Vincent Pierson, Aleksander Zubelewicz
-
Patent number: 6488806Abstract: A method for assembling a flip-chip package having a low stress chip comprises providing a laminate chip carrier having a chip electrically connected thereon, applying the underfill material between the chip and the laminate chip carrier, providing a cover plate and applying an adhesive to the cover plate or chip or both, placing the cover plate adjacent to the chip such that the adhesive contacts the chip and the cover plate, and curing the underfill material together with the adhesive. The resultant flip-chip package has low internal. stress and experiences enhanced fatigue life during thermal cycling.Type: GrantFiled: March 28, 2001Date of Patent: December 3, 2002Assignee: International Business Machines CorporationInventors: Timothy F. Carden, Aleksander Zubelewicz
-
Patent number: 6347901Abstract: A method and article of fabrication is described featuring a solder layer having a serpentine, interrupted, or interdigitated boundary. The non-planar design of the boundary layer increases the fatigue life of the solder joint by limiting the damage caused by micro-cracking. This irregularity of the solder boundary constrains the propagation of cracks by creating obstacles along the crack path, redirecting the crack away from the intermetallic layer, or by increasing the path along which the crack propagates.Type: GrantFiled: November 1, 1999Date of Patent: February 19, 2002Assignee: International Business Machines CorporationInventors: Seungbae Park, Sanjeev Sathe, Aleksander Zubelewicz
-
Publication number: 20010013392Abstract: A method for assembling a flip-chip package having a low stress chip comprises providing a laminate chip carrier having a chip electrically connected thereon, applying the underfill material between the chip and the laminate chip carrier, providing a cover plate and applying an adhesive to the cover plate or chip or both, placing the cover plate adjacent to the chip such that the adhesive contacts the chip and the cover plate, and curing the underfill material together with the adhesive. The resultant flip-chip package has low internal stress and experiences enhanced fatigue life during thermal cycling.Type: ApplicationFiled: March 28, 2001Publication date: August 16, 2001Applicant: International Business Machines CorporationInventors: Timothy F. Carden, Aleksander Zubelewicz
-
Publication number: 20010009277Abstract: A structure and methods for reinforcing a semiconductor device to prevent cracking is provided. The device may take the form of a semiconductor chip or a semiconductor chip package. When a semiconductor chip is provided, an adhesion layer is applied over its top surface, followed by the application of a reinforcing layer over the adhesion layer. When a semiconductor chip package is provided, the package first undergoes a cleaning process, followed by the application of an adhesion layer over its top surface and, lastly, the application of a reinforcing layer over the adhesion layer.Type: ApplicationFiled: March 2, 2001Publication date: July 26, 2001Inventors: Michael Anthony Gaynes, Mark Vincent Pierson, Aleksander Zubelewicz
-
Patent number: 6224711Abstract: A method for assembling a flip-chip package having a low stress chip comprises providing a laminate chip carrier having a chip electrically connected thereon, applying the underfill material between the chip and the laminate chip carrier, providing a cover plate and applying an adhesive to the cover plate or chip or both, placing the cover plate adjacent to the chip such that the adhesive contacts the chip and the cover plate, and curing the underfill material together with the adhesive. The resultant flip-chip package has low internal stress and experiences enhanced fatigue life during thermal cycling.Type: GrantFiled: August 25, 1998Date of Patent: May 1, 2001Assignee: International Business Machines CorporationInventors: Timothy F. Carden, Aleksander Zubelewicz
-
Patent number: 6197619Abstract: A structure and methods for reinforcing a semiconductor device to prevent cracking is provided. The device may take the form of a semiconductor chip or a semiconductor chip package. When a semiconductor chip is provided, an adhesion layer is applied over its top surface, followed by the application of a reinforcing layer over the adhesion layer. When a semiconductor chip package is provided, the package first undergoes a cleaning process, followed by the application of an adhesion layer over its top surface and, lastly, the application of a reinforcing layer over the adhesion layer.Type: GrantFiled: January 28, 1999Date of Patent: March 6, 2001Assignee: International Business Machines CorporationInventors: Michael Anthony Gaynes, Mark Vincent Pierson, Aleksander Zubelewicz
-
Patent number: 5949682Abstract: A heated unit for testing circuit board assemblies. An insulated enclosure receives card assemblies to be tested through a door. A heater within the enclosure heats the card assemblies at a constant regulated temperature. A motor separately applies angular displacement to the card assemblies which are held in a fixture to stress solder joints between a card substrate and components on the card substrate. The angular displacement is maintained at a predetermined amplitude during tests providing a controlled repeatable stress for the components, which may be repeated between batches of the circuit cards being tested.Type: GrantFiled: May 28, 1998Date of Patent: September 7, 1999Assignee: International Business Machines CorporationInventors: Gerard Truman Dickinson, James Lee McGinniss, Jr., Ronald F. Tokarz, Aleksander Zubelewicz
-
Patent number: 5838568Abstract: An apparatus and method provides a testing process and a machine for implementing a testing process to produce failures on a heated circuit card. The apparatus and method applies a controlled, repeatable shear stress to the joints between a circuit board and its mounted components. The circuit board is heated, and one end is twisted with respect to a second end to produce stresses within the circuit board simulating those imposed on components due to thermal cycling. The apparatus may be computer controlled, for regulating the twisting of the circuit board to produce a precise twist angle during a cyclic twisting of the heated circuit board. Electrical resistance of critical joints may be monitored during the testing, and a data base compiled identifying the cycle count at which a failure occurs and location of the failure on the circuit board.Type: GrantFiled: June 28, 1996Date of Patent: November 17, 1998Assignee: International Business Machines CorporationInventors: Gerard Truman Dickinson, James Lee McGinniss, Jr., Ronald F. Tokarz, Aleksander Zubelewicz
-
Patent number: 5789682Abstract: A mechanical deflection system (MDS) includes a torsion tester for circuit boards which imposes controlled repeatable sheer stress to a test board and components mounted thereon by cyclicly twisting the board about a center line. A self centering twisting clamp holds one edge of the board and a rotating clamp connected to a backlash free motor and servo mechanism, holds the opposite edge with a limited clamping force. A computer regulates the motor to apply either a specified maximum twist angle or maximum torque, and receives signals from an optical meter which measures the angle, and from a load cell which measures the torque. The computer is connected to detect failures by measuring the electrical resistance of critical joints during testing and it records the location and number of cycles for each failure.Type: GrantFiled: September 17, 1997Date of Patent: August 4, 1998Assignee: International Business Machines CorporationInventors: Gerard Truman Dickinson, James Lee McGinniss, Jr., Ronald Francis Tokarz, Aleksander Zubelewicz
-
Patent number: 5736646Abstract: A mechanical deflection system (MDS) includes a torsion tester for circuit boards which imposes controlled repeatable sheer stress to a test board and components mounted thereon by cyclicly twisting the board about a center line. A self centering twisting clamp holds one edge of the board and a rotating clamp connected to a backlash free motor and servo mechanism, holds the opposite edge with a limited clamping force. A computer regulates the motor to apply either a specified maximum twist angle or maximum torque, and receives signals from an optical meter which measures the angle, and from a load cell which measures the torque. The computer is connected to detect failures by measuring the electrical resistance of critical joints during testing and it records the location and number of cycles for each failure.Type: GrantFiled: September 9, 1996Date of Patent: April 7, 1998Assignee: International Business Machines CorporationInventors: Gerard Truman Dickinson, James Lee McGinniss, Jr., Ronald Francis Tokarz, Aleksander Zubelewicz
-
Patent number: 5567884Abstract: A torsion tester for circuit board assemblies (boards) clamps opposite edges of the board and cyclicly twists the board to provide substantially pure sheer stress in interconnection joints to SMT components for replicating failure modes due to thermal cycling. The boards are automatically centered in the clamps, the distance between the clamps is automatically measured, and the machine rotates one of the clamps to produce out-of-plane deflection which repeat within 0.01 degree per inch of the distance to provide repeatable results. During testing the maximum deflection and torque of each cycle and the location and cycle count at each failure is automatically recorded until a large population of failures is obtained. The population of failures is automatically compared to a statistical database of previous populations to identify any unusual deviations and for determining the reliability of the production process.Type: GrantFiled: March 9, 1994Date of Patent: October 22, 1996Assignee: International Business Machines CorporationInventors: Gerard T. Dickinson, James L. McGinniss, Jr., Ronald F. Tokarz, Aleksander Zubelewicz