Patents by Inventor Alessandro Curioni
Alessandro Curioni has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 11908963Abstract: Photovoltaic device with band-stop filter. The photovoltaic device includes an amorphous photovoltaic material and a band-stop filter structure having a stopband extending from a lower limiting angular frequency ?min?0 to an upper limiting angular frequency ?max where ?max>?min. The band-stop filter structure is arranged in the photovoltaic device relative to the photovoltaic material in order to attenuate electromagnetic radiations reaching the photovoltaic material with angular frequencies of ?* in the stopband, so that ?min<?*<?max. The angular frequencies ?* correspond to electronic excitations ??* from valence band tail (VBT) states of the amorphous photovoltaic material to conduction band tail (CBT) states of the amorphous photovoltaic material.Type: GrantFiled: May 23, 2013Date of Patent: February 20, 2024Assignees: INTERNATIONA BUSINESS MACHINES CORPORATION, EGYPT NANOTECHNOLOGY CENTERInventors: Wanda Andreoni, Alessandro Curioni, Petr Khomyakov, Jeehwan Kim, Devendra K. Sadana, Nasser D. Afify
-
Patent number: 11728011Abstract: A method of designing a molecule for an environment of interest using a quantum computer includes providing a linear superposition of a plurality of molecular species, the plurality of molecular species being initially weighted by equal initial coefficients; determining a lowest-energy quantum state for the superposition of the plurality of molecular species in a vacuum environment and in the environment of interest using a quantum optimization process; calculating a difference in lowest energy states between the vacuum environment and the environment of interest for each molecular species to provide a cost of the superposition of the plurality of molecular species; performing a quantum optimization process to determine a minimum cost for the superposition of the plurality of molecular species and to determine updated coefficients weighting the plurality of molecular species; and identifying the molecule for the environment of interest based on a comparison of the updated coefficients.Type: GrantFiled: April 29, 2019Date of Patent: August 15, 2023Assignee: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Ivano Tavernelli, Panagiotis Barkoutsos, Stefan Woerner, Alessandro Curioni, Fotios Gkritsis
-
Publication number: 20200342959Abstract: A method of designing a molecule for an environment of interest using a quantum computer includes providing a linear superposition of a plurality of molecular species, the plurality of molecular species being initially weighted by equal initial coefficients; determining a lowest-energy quantum state for the superposition of the plurality of molecular species in a vacuum environment and in the environment of interest using a quantum optimization process; calculating a difference in lowest energy states between the vacuum environment and the environment of interest for each molecular species to provide a cost of the superposition of the plurality of molecular species; performing a quantum optimization process to determine a minimum cost for the superposition of the plurality of molecular species and to determine updated coefficients weighting the plurality of molecular species; and identifying the molecule for the environment of interest based on a comparison of the updated coefficients.Type: ApplicationFiled: April 29, 2019Publication date: October 29, 2020Inventors: Ivano Tavernelli, Panagiotis Barkoutsos, Stefan Woerner, Alessandro Curioni, Fotios Gkritsis
-
Publication number: 20200302307Abstract: Embodiments of the invention disclose a computer-implemented method for the automatic generation of a hypothesis from a graph. The method includes receiving an initial graph, wherein the initial graph includes a plurality of nodes and a plurality of edges between the plurality of nodes. A predefined property of the initial graph is computed, and one or more of the plurality of edges of the initial graph are amended, thereby creating an amended graph that includes a plurality of original edges and one or more amended edges. The predefined property of the amended graph is computed, and the predefined property of the initial graph is compared with the predefined property of the amended graph. The one or more amended edges are marked as hypothesis if a predefined measure of difference between the predefined property of the initial graph and the predefined property of the amended graph exceeds a predefined threshold.Type: ApplicationFiled: March 21, 2019Publication date: September 24, 2020Inventors: Konstantinos Bekas, Peter Staar, Christoph Auer, Michele Dolfi, Alessandro Curioni
-
Patent number: 10685082Abstract: According to some embodiments, a computer-implemented method for performing sparse matrix dense matrix (SpMM) multiplication on a single field programmable gate array (FPGA) module comprising a k-stage pipeline is described. The method may include interleaving k-stage threads on the k-stage pipeline comprising a plurality of threads t0 to tk-1, wherein a first result of thread t0 is ready one cycle after the first input of thread tk-1 is fed into the pipeline, and outputting a result matrix Y.Type: GrantFiled: October 31, 2016Date of Patent: June 16, 2020Assignee: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Costas Bekas, Alessandro Curioni, Heiner Giefers, Christoph Hagleitner, Raphael C. Polig, Peter W. J. Staar
-
Patent number: 10614150Abstract: A multiplication device for performing a matrix-vector-multiplication may be provided. The multiplication device comprises a memristive crossbar array comprising a plurality of memristive devices. The device comprises a decomposition unit adapted for decomposing a matrix into a partial sum of multiple sub-matrices, and decomposing a vector into a sum of multiple sub-vectors, a programming unit adapted for programming the plurality of the memristive devices with values representing elements of the sub-matrices such that each one of the memristive devices corresponds to one of the elements of the sub-matrices, an applying unit adapted for applying elements of one of the multiple sub-vectors as input values to the memristive crossbar array to input lines of the memristive crossbar array resulting in partial results at output lines of the memristive crossbar array, and a summing unit adapted for scaling and summing the partial results building the product of the matrix and the vector.Type: GrantFiled: February 15, 2019Date of Patent: April 7, 2020Assignee: International Business Machines CorporationInventors: Konstantinos Bekas, Alessandro Curioni, Evangelos Stavros Eleftheriou, Manuel Le Gallo-Bourdeau, Adelmo Cristiano Innocenza Malossi, Abu Sebastian
-
Publication number: 20190179872Abstract: A multiplication device for performing a matrix-vector-multiplication may be provided. The multiplication device comprises a memristive crossbar array comprising a plurality of memristive devices. The device comprises a decomposition unit adapted for decomposing a matrix into a partial sum of multiple sub-matrices, and decomposing a vector into a sum of multiple sub-vectors, a programming unit adapted for programing the plurality of the memristive devices with values representing elements of the sub-matrices such that each one of the memristive devices corresponds to one of the elements of the sub-matrices, an applying unit adapted for applying elements of one of the multiple sub-vectors as input values to the memristive crossbar array to input lines of the memristive crossbar array resulting in partial results at output lines of the memristive crossbar array, and a summing unit adapted for scaling and summing the partial results building the product of the matrix and the vector.Type: ApplicationFiled: February 15, 2019Publication date: June 13, 2019Inventors: Konstantinos Bekas, Alessandro Curioni, Evangelos Stavros Eleftheriou, Manuel Le Gallo-Bourdeau, Adelmo Cristiano Innocenza Malossi, Abu Sebastian
-
Patent number: 10303439Abstract: Embodiments of the present invention may provide the capability to evaluate logarithm and power (exponentiation) functions using either hardware specific instructions, or a hardware specific implementation with reduced memory requirements. An input comprising a floating point representation of a real number may be received and a mantissa and an exponent may be extracted. A function of a logarithm of a mantissa of the real number may be approximated by utilizing a polynomial based on the mantissa. The approximated function of the logarithm may be combined with the exponent for calculating a value comprising a logarithm of the real number. Likewise, an input comprising a floating point representation of a real number and a representation of a second number may be received and an approximation of the real number to the power of the second number may be generated.Type: GrantFiled: April 26, 2016Date of Patent: May 28, 2019Assignee: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Konstantinos Bekas, Alessandro Curioni, Yves G. Ineichen, Cristiano Malossi
-
Patent number: 10210138Abstract: A multiplication device for performing a matrix-vector-multiplication may be provided. The multiplication device comprises a memristive crossbar array comprising a plurality of memristive devices. The device comprises a decomposition unit adapted for decomposing a matrix into a partial sum of multiple sub-matrices, and decomposing a vector into a sum of multiple sub-vectors, a programming unit adapted for programming the plurality of the memristive devices with values representing elements of the sub-matrices such that each one of the memristive devices corresponds to one of the elements of the sub-matrices, an applying unit adapted for applying elements of one of the multiple sub-vectors as input values to the memristive crossbar array to input lines of the memristive crossbar array resulting in partial results at output lines of the memristive crossbar array, and a summing unit adapted for scaling and summing the partial results building the product of the matrix and the vector.Type: GrantFiled: July 19, 2017Date of Patent: February 19, 2019Assignee: International Business Machines CorporationInventors: Konstantinos Bekas, Alessandro Curioni, Evangelos Stavros Eleftheriou, Manuel Le Gallo-Bourdeau, Adelmo Cristiano Innocenza Malossi, Abu Sebastian
-
Publication number: 20190026251Abstract: A multiplication device for performing a matrix-vector-multiplication may be provided. The multiplication device comprises a memristive crossbar array comprising a plurality of memristive devices. The device comprises a decomposition unit adapted for decomposing a matrix into a partial sum of multiple sub-matrices, and decomposing a vector into a sum of multiple sub-vectors, a programming unit adapted for programming the plurality of the memristive devices with values representing elements of the sub-matrices such that each one of the memristive devices corresponds to one of the elements of the sub-matrices, an applying unit adapted for applying elements of one of the multiple sub-vectors as input values to the memristive crossbar array to input lines of the memristive crossbar array resulting in partial results at output lines of the memristive crossbar array, and a summing unit adapted for scaling and summing the partial results building the product of the matrix and the vector.Type: ApplicationFiled: July 19, 2017Publication date: January 24, 2019Inventors: Konstantinos Bekas, Alessandro Curioni, Evangelos Stavros Eleftheriou, Manuel Le Gallo-Bourdeau, Adelmo Cristiano Innocenza Malossi, Abu Sebastian
-
Publication number: 20180322219Abstract: Embodiments relate to simplifying large and complex networks and graphs using global connectivity information based on calculated node centralities. An aspect includes calculating node centralities of a graph until a designated number of central nodes are detected. A percentage of the central nodes are then selected as pivot nodes. The neighboring nodes to each of the pivot nodes are then collapsed until the graph shrinks to a predefined threshold of total nodes. Responsive to the number of total nodes reaching the predefined threshold, the simplified graph is outputted.Type: ApplicationFiled: July 12, 2018Publication date: November 8, 2018Inventors: Konstantinos Bekas, Alessandro Curioni
-
Patent number: 10114613Abstract: A computing system includes computational memory and digital combinational circuitry operatively coupled with the computational memory. The computational memory is configured to perform computations at a prescribed precision. The digital combinational circuitry is configured to increase the precision of the computations performed by the computational memory. The computational memory and the digital combinational circuitry may be configured to iteratively perform a computation to a predefined precision. The computational memory may include circuitry configured to perform analog computation using values stored in the computational memory, and the digital combinational circuitry may include a central processing unit, a graphics processing unit and/or application specific circuitry. The computational memory may include an array of resistive memory elements having resistance or conductance values stored therein, the respective resistance or conductance values being programmable.Type: GrantFiled: September 7, 2016Date of Patent: October 30, 2018Assignee: International Business Machines CorporationInventors: Konstantinos Bekas, Alessandro Curioni, Evangelos S. Eleftheriou, Manuel Le Gallo-Bourdeau, Abu Sebastian, Tomas Tuma
-
Patent number: 10083250Abstract: Embodiments relate to simplifying large and complex networks and graphs using global connectivity information based on calculated node centralities. An aspect includes calculating node centralities of a graph until a designated number of central nodes are detected. A percentage of the central nodes are then selected as pivot nodes. The neighboring nodes to each of the pivot nodes are then collapsed until the graph shrinks to a predefined threshold of total nodes. Responsive to the number of total nodes reaching the predefined threshold, the simplified graph is outputted.Type: GrantFiled: May 22, 2013Date of Patent: September 25, 2018Assignee: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Konstantinos Bekas, Alessandro Curioni
-
Patent number: 10042958Abstract: Embodiments relate to simplifying large and complex networks and graphs using global connectivity information based on calculated node centralities. An aspect includes calculating node centralities of a graph until a designated number of central nodes are detected. A percentage of the central nodes are then selected as pivot nodes. The neighboring nodes to each of the pivot nodes are then collapsed until the graph shrinks to a predefined threshold of total nodes. Responsive to the number of total nodes reaching the predefined threshold, the simplified graph is outputted.Type: GrantFiled: September 12, 2013Date of Patent: August 7, 2018Assignee: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Konstantinos Bekas, Alessandro Curioni
-
Patent number: 10025754Abstract: Embodiments of the present invention provide methods, computer program products, and systems for solving a linear equation system using a hardware-implemented extended solver, wherein a calculation precision is adapted in each iteration step of a solving process is provided. Embodiments of the present invention can be used to perform on-the-fly interpolations using the data associated with the highest resolution of the three-dimensional finite element voxel model to a lower resolution than the highest resolution as well as to perform solving computations of the solving process in the lower resolution.Type: GrantFiled: July 22, 2015Date of Patent: July 17, 2018Assignee: International Business Machines CorporationInventors: Christoph M. Angerer, Konstantinos Bekas, Alessandro Curioni, Heiner Giefers, Christoph Hagleitner, Yves G. Ineichen, Raphael Polig
-
Patent number: 9971736Abstract: Embodiments include performing sparse matrix-matrix multiplication. Aspects include receiving a first matrix and a second matrix, providing a pseudo-space for the first and second matrices, and defining pseudo-space segments and assigning the pseudo-space segments to certain processes. Aspects also include assigning matrix elements of the first and second matrix to pseudo-space segments using a midpoint method thereby assigning the matrix elements to processes associated with the pseudo-space segments, assigning a result matrix element of a result matrix to a pseudo-space segment using a midpoint method thereby assigning the result matrix element to a further process associated with the pseudo-space segment and transmitting matrix elements of the first and second matrix required to establish a result matrix element to the further process which processes the result matrix element.Type: GrantFiled: November 19, 2015Date of Patent: May 15, 2018Assignee: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Alessandro Curioni, Teodoro Laino, Valery Weber
-
Patent number: 9947867Abstract: A method of fabricating a resistive memory element having a layer structure includes: providing a substrate; depositing a first electrode on an upper surface of the substrate; forming a layer of confining material on an upper surface of the first electrode so as to define a cavity having a maximal lateral dimension that is less than 60 nm along a direction parallel to an average plane of the first electrode, the confining material having a thermal conductivity greater than 0.5 W/(m·K); depositing a resistively switchable material as an amorphous compound comprising carbon to fill the cavity; and depositing a second electrode on an upper surface of the resistively switchable material.Type: GrantFiled: February 21, 2017Date of Patent: April 17, 2018Assignee: International Business Machines CorporationInventors: Alessandro Curioni, Wabe W. Koelmans, Abu Sebastian, Federico Zipoli
-
Publication number: 20180067720Abstract: A computing system includes computational memory and digital combinational circuitry operatively coupled with the computational memory. The computational memory is configured to perform computations at a prescribed precision. The digital combinational circuitry is configured to increase the precision of the computations performed by the computational memory. The computational memory and the digital combinational circuitry may be configured to iteratively perform a computation to a predefined precision. The computational memory may include circuitry configured to perform analog computation using values stored in the computational memory, and the digital combinational circuitry may include a central processing unit, a graphics processing unit and/or application specific circuitry. The computational memory may include an array of resistive memory elements having resistance or conductance values stored therein, the respective resistance or conductance values being programmable.Type: ApplicationFiled: September 7, 2016Publication date: March 8, 2018Inventors: Konstantinos Bekas, Alessandro Curioni, Evangelos S. Eleftheriou, Manuel Le Gallo-Bourdeau, Abu Sebastian, Tomas Tuma
-
Publication number: 20170308357Abstract: Embodiments of the present invention may provide the capability to evaluate logarithm and power (exponentiation) functions using either hardware specific instructions, or a hardware specific implementation with reduced memory requirements. An input comprising a floating point representation of a real number may be received and a mantissa and an exponent may be extracted. A function of a logarithm of a mantissa of the real number may be approximated by utilizing a polynomial based on the mantissa. The approximated function of the logarithm may be combined with the exponent for calculating a value comprising a logarithm of the real number. Likewise, an input comprising a floating point representation of a real number and a representation of a second number may be received and an approximation of the real number to the power of the second number may be generated.Type: ApplicationFiled: April 26, 2016Publication date: October 26, 2017Inventors: Konstantinos Bekas, Alessandro Curioni, Yves G. Ineichen, Cristiano Malossi
-
Patent number: 9779061Abstract: An iterative refinement apparatus configured to generate data defining a solution vector x for a linear system represented by Ax=b, where A is a predetermined matrix and b is a predetermined vector. An outer solver processes input data, defining the matrix A and vector b, in accordance with an outer loop of an iterative refinement method to generate said data defining the solution vector x. An inner solver processes data items in accordance with an inner loop of the iterative refinement method. The inner solver is configured to process said data items having variable bit-width and data format. A precision controller determines the bit-widths and data formats of the data items adaptively in dependence on the results of the processing steps of the iterative refinement method; the precision controller configured to control operation of the inner solver for processing said data items with the bit-widths and data formats.Type: GrantFiled: February 16, 2015Date of Patent: October 3, 2017Assignee: International Business Machines CorporationInventors: Christoph M. Angerer, Konstantinos Bekas, Alessandro Curioni, Silvio Dragone, Heiner Giefers, Christoph Hagleitner, Raphael C. Polig