Patents by Inventor Alex Raphayevich
Alex Raphayevich has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 10650113Abstract: Generating reports for critical path evaluation and tuning. A predetermined critical path in a circuit design is detected. The predetermined critical path includes a plurality of interconnects between at least two macros. At least one output or at least one input is detected for each of the at least two macros associated with the predetermined critical path. Additionally, a routing description and a buffer location corresponding to the predetermined critical path are detected and a reduced layout design is built. The reduced layout design includes the predetermined critical path and the at least two macros. Furthermore, a timing report is generated based on the reduced layout design, and a circuit based on the circuit design is manufactured in response to detecting the timing report based on the reduced layout design satisfies a predetermined condition.Type: GrantFiled: April 10, 2018Date of Patent: May 12, 2020Assignee: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Rina Kipnis, Vadim Liberchuk, Alex Raphayevich
-
Publication number: 20190311085Abstract: Generating reports for critical path evaluation and tuning. A predetermined critical path in a circuit design is detected. The predetermined critical path includes a plurality of interconnects between at least two macros. At least one output or at least one input is detected for each of the at least two macros associated with the predetermined critical path. Additionally, a routing description and a buffer location corresponding to the predetermined critical path are detected and a reduced layout design is built. The reduced layout design includes the predetermined critical path and the at least two macros. Furthermore, a timing report is generated based on the reduced layout design, and a circuit based on the circuit design is manufactured in response to detecting the timing report based on the reduced layout design satisfies a predetermined condition.Type: ApplicationFiled: April 10, 2018Publication date: October 10, 2019Inventors: Rina Kipnis, Vadim Liberchuk, Alex Raphayevich
-
Patent number: 7512911Abstract: A parameterized cell library including variable names corresponding to characteristics of components on an integrated circuit design may reference variable values stored in a first rule layer via internally used rule names stored in a second rule layer. The first and second rule layers may be stored as association tables. The first rule layer may store rule names corresponding to one or more geometric constraints of the integrated circuit design, and the rule names may directly reference variable values derived from a technology manual. The second rule layer may store internally used rule names corresponding to rule names stored in the first rule layer, and the internally used rule names may reference the rule names stored in the first rule layer.Type: GrantFiled: September 4, 2008Date of Patent: March 31, 2009Assignee: International Business Machines CorporationInventors: Lidor Goren, Alex Raphayevich, Tamara Aviv
-
Publication number: 20080127019Abstract: Disclosed is a system and method for designing a register layout. According to some embodiments of the present invention, a technology specification is combined with project specifications to produce a set of project specific layout constraints. The project specific constraints may be used to produce a layout.Type: ApplicationFiled: November 2, 2006Publication date: May 29, 2008Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Niv Amit, Ofer Geva, Lidor Goren, Alon Margalit, Robert Alan Philhower, Alex Raphayevich, Amir Turi
-
Patent number: 7331029Abstract: A method is provided for designing an integrated circuit. The method includes inserting wire model objects into the schematic of said circuit based on sizing and placement of components of the circuit, and performing an early timing analysis on said schematic. The steps of inserting and performing are repeated after re-sizing and/or re-placing the components if early timing analysis fails.Type: GrantFiled: September 22, 2005Date of Patent: February 12, 2008Assignee: International Business Machines CorporationInventors: Niv Amit, Ronit Bustin, Lidor Goren, Omer Heymann, Moshe Leibowitz, Gil Noy, Alex Raphayevich, Maya Speiser
-
Patent number: 7318212Abstract: The present invention is a method and system for modeling wiring routing in circuit design. According to some embodiments, the wire model objects (“WMO”) may be inserted into the wiring routing on a ‘WMO-per-segment’ basis. According to some other embodiments, the wire model objects may be inserted into the wiring routing per groups of sequential segments. The entire wiring routing geometry may constitutes one group, and a wire model object may be inserted between the source point(s) and the target points based on the longest path in the routing geometry. An insertion rule may be selected based on any combination of the following factors: segment length, total path length, spacing between adjacent segments, wire metal and wire width. A wire model object may be selected from a group consisting of: {“C”; one “RC” arrangement; ‘n’ times “?”-type filter arrangement, wherein n=1, 2, 3, . . . , }.Type: GrantFiled: September 22, 2005Date of Patent: January 8, 2008Assignee: International Business Machines CorporationInventors: Niv Amit, Ronit Bustin, Lidor Goren, Omer Heymann, Moshe Leibowitz, Gil Noy, Alex Raphayevich, Maya Speiser
-
Patent number: 7290235Abstract: The present invention is a method and system for schematically embedding wire model objects into a schematic design of an integrated circuit. The method includes estimating a wiring routing geometry for each signal path in the circuit, selecting one or more cascading wire model objects (“WMOs”) for each segment in each geometry, and substituting each signal path with the respective one or more WMOs.Type: GrantFiled: September 22, 2005Date of Patent: October 30, 2007Assignee: International Business Machines CorporationInventors: Niv Amit, Ronit Bustin, Lidor Goren, Omer Heymann, Moshe Leibowitz, Gil Noy, Alex Raphayevich, Maya Speiser
-
Publication number: 20070067750Abstract: The present invention is a method and system for modeling wiring routing in circuit design. According to some embodiments, the wire model objects (“WMO”) may be inserted into the wiring routing on a ‘WMO-per-segment’ basis. According to some other embodiments, the wire model objects may be inserted into the wiring routing per groups of sequential segments. The entire wiring routing geometry may constitutes one group, and a wire model object may be inserted between the source point(s) and the target points based on the longest path in the routing geometry. An insertion rule may be selected based on any combination of the following factors: segment length, total path length, spacing between adjacent segments, wire metal and wire width. A wire model object may be selected from a group consisting of: {“C”; one “RC” arrangement; ‘n’ times “?”-type filter arrangement, wherein n=1, 2, 3, . . . , }.Type: ApplicationFiled: September 22, 2005Publication date: March 22, 2007Applicant: International Business Machines CorporationInventors: Niv Amit, Ronit Bustin, Lidor Goren, Omer Heymann, Moshe Leibowitz, Gil Noy, Alex Raphayevich, Maya Speiser
-
Publication number: 20070067749Abstract: The present invention is a method and system for schematically embedding wire model objects into a schematic design of an integrated circuit. The method includes estimating a wiring routing geometry for each signal path in the circuit, selecting one or more cascading wire model objects (“WMOs”) for each segment in each geometry, and substituting each signal path with the respective one or more WMOs.Type: ApplicationFiled: September 22, 2005Publication date: March 22, 2007Applicant: International Business Machines CorporationInventors: Niv Amit, Ronit Bustin, Lidor Goren, Omer Heymann, Moshe Leibowitz, Gil Noy, Alex Raphayevich, Maya Speiser
-
Publication number: 20070067748Abstract: A method is provided for designing an integrated circuit. The method includes inserting wire model objects into the schematic of said circuit based on sizing and placement of components of the circuit, and performing an early timing analysis on said schematic. The steps of inserting and performing are repeated after re-sizing and/or re-placing the components if early timing analysis fails.Type: ApplicationFiled: September 22, 2005Publication date: March 22, 2007Applicant: International Business Machines CorporationInventors: Niv Amit, Ronit Bustin, Lidor Goren, Omer Heymann, Moshe Leibowitz, Gil Noy, Alex Raphayevich, Maya Speiser