Abstract: A method for managing vendor services provided at an employer service location includes provisioning an item or service offered by a vendor at the employer service location and receiving an order for the provisioned item or service from an employee and communicating the received order to the vendor, the vendor capable of providing the item or service at the employer service location, wherein the employer location is associated with the employee and the item or service. The method also includes scheduling a time for the vendor to provide the item or service at an employer service location based at least in part on an availability of an employee, availability of the vendor, or availability of the employer service location. The method also includes processing a payment from at least one of the employee or employer for the ordered item or service and distributing the payment to the vendor.

Abstract: A method for managing vendor services provided at an employer service location includes receiving information pertaining to a vehicle related item or service, wherein the information pertains to a key associated with an employee vehicle pertaining to the vehicle related item or service. The method also includes scheduling a time for the vendor to provide the vehicle related item or service at an employer location based at least in part on availability of an employee and availability of the vendor. The method also includes transmitting a first notification to a device associated with the employee based at least in part on a first scanning of the asset. The method also includes transmitting a second notification to the device associated with the employee based at least in part on a second scanning of the asset.

Abstract: A method for managing vendor services provided at an employer service location includes receiving information pertaining to a vehicle related item or service, wherein the information pertains to a key associated with an employee vehicle pertaining to the vehicle related item or service. The method also includes scheduling a time for the vendor to provide the vehicle related item or service at an employer location based at least in part on availability of an employee and availability of the vendor. The method also includes transmitting a first notification to a device associated with the employee based at least in part on a first scanning of the asset. The method also includes transmitting a second notification to the device associated with the employee based at least in part on a second scanning of the asset.

Abstract: A method for managing vendor services provided at an employer service location includes provisioning an item or service offered by a vendor at the employer service location and receiving an order for the provisioned item or service from an employee and communicating the received order to the vendor, the vendor capable of providing the item or service at the employer service location, wherein the employer location is associated with the employee and the item or service. The method also includes scheduling a time for the vendor to provide the item or service at an employer service location based at least in part on an availability of an employee, availability of the vendor, or availability of the employer service location. The method also includes processing a payment from at least one of the employee or employer for the ordered item or service and distributing the payment to the vendor.

Abstract: A method for managing vendor services provided at an employer service location includes receiving an order for a provisioned item or service from an employee and communicating the received order to the vendor. The method also includes gathering information about a vendor and an employer of the employee based at least in part on information associated with the received order, the vendor capable of providing the item or service at the employer service location. The employer location is associated with the employee and the item or service. The method also includes generating data based at least in part on the information associated with the received order and the gathered information about the vendor and the employer and transmitting the generated data to a mobile device associated with the vendor. The generated data enables a user of the device to be authenticated to deliver or perform the provisioned item or service.

Abstract: A method and system for testing an electronic memory. The method includes subjecting the electronic memory to a first test condition of a predetermined set of test conditions. The method also includes testing functionality of the electronic memory, a first plurality of times, for the first test condition using a predetermined test algorithm. The method further includes checking availability of a second test condition from the predetermined set of test conditions if the functionality of the electronic memory is satisfactory. Further, the method includes testing the functionality of the electronic memory, a second plurality of times, for the second test condition using the predetermined test algorithm if the second test condition is available. Moreover, the method includes accepting the electronic memory for use in a product if the functionality of the electronic memory is satisfactory.

Abstract: A method and system for testing an electronic memory. The method includes subjecting the electronic memory to a first test condition of a predetermined set of test conditions. The method also includes testing functionality of the electronic memory, a first plurality of times, for the first test condition using a predetermined test algorithm. The method further includes checking availability of a second test condition from the predetermined set of test conditions if the functionality of the electronic memory is satisfactory. Further, the method includes testing the functionality of the electronic memory, a second plurality of times, for the second test condition using the predetermined test algorithm if the second test condition is available. Moreover, the method includes accepting the electronic memory for use in a product if the functionality of the electronic memory is satisfactory.

Abstract: A system and method for effectuating a self-timed clock (STC) loop for memory access operations. In one embodiment, the method includes configuring a particular access margin value setting based on configuration data of at least one memory instance of a memory device; and applying the particular access margin value setting to a reference cell assembly associated with the at least one memory instance for facilitating generation of a self-timed clock signal that is optimized for the at least one memory instance.

Abstract: In one embodiment, a computer-implemented system for compiling a fuse assembly for a memory is disclosed. The claimed embodiment comprises: means for defining a memory group including at least one memory instance, each memory instance being characterized by its memory configuration data; means for determining number of fuses required for each memory instance based on its configuration data; means for automatically passing fuse information relating to the number of fuses to a fuse compiler; and means for generating, based on the fuse information, a fuse box assembly having a plurality of fuses organized into a set of fuse segments, each segment corresponding to a particular memory instance of the memory group.

Abstract: In one embodiment, a computer-implemented system for compiling a fuse assembly for a memory is disclosed. The claimed embodiment comprises: means for defining a memory group including at least one memory instance, each memory instance being characterized by its memory configuration data; means for determining number of fuses required for each memory instance based on its configuration data; means for automatically passing fuse information relating to the number of fuses to a fuse compiler; and means for generating, based on the fuse information, a fuse box assembly having a plurality of fuses organized into a set of fuse segments, each segment corresponding to a particular memory instance of the memory group.

Abstract: A system and method for effectuating a self-timed clock (STC) loop for memory access operations wherein an Embedded Test and Repair (ETR) processor engine is utilized for optimizing an access margin value. Upon compiling a semiconductor memory instance based on its configuration data, a default access margin value is passed to a wrapper interface associated with the memory instance. In one implementation, an adjusted access margin value is determined by an optimization algorithm operable to be executed on the ETR processor engine, which adjusted access margin value is used for generating the STC signal with a particular time setting that is optimized for a memory instance of a given size.

Abstract: An embedded test and repair (ETR) scheme and interface for generating a self-test-and-repair (STAR) memory device using an integrated design environment. User interface and supporting program code is operable to provide a dialog box for defining a memory group that includes one or more memory instances, each having corresponding fuse element requirements based on its configuration data. BIST elements and a processor compiler for providing ETR functionality are also specified via suitable portions of the integrated GUI. A fuse equation is employed for computing the number of fuses for each memory instance, which equation is derived based on the memory configuration. Fuse information for each memory instance is automatically passed to a fuse compiler that generates a fuse box having an appropriate number of fuses that can accommodate the fuse requirements of the memory instances of the group.

Abstract: A static memory cell having reduced susceptibility to soft error events, wherein data storage nodes are hardened by way of junction isolation. The memory cell is comprised of a pair of cross-coupled inverters. A first inverter is formed with a first N-channel Metal Oxide Semiconductor (NMOS) device and a first P-channel MOS (PMOS) device, with a first isolation device disposed therebetween. A second inverter is cross-coupled to the first inverter to form a pair of data storage nodes therein. The second inverter is also provided with a second isolation device disposed between its pair of NMOS and PMOS devices. A first data storage node is formed at a coupling between the first PMOS device and the first isolation device and a second data storage node is formed at a coupling between the second PMOS device and the second isolation device.

Abstract: A memory characterization system and method using a hierarchically-stitched netlist generation technique. A plurality of leaf cells forming a memory instance are generated based on a minimum area required to encompass an optimal number of memory strap points relating to global signals that span the memory instance. Input and output pins are defined for each tile with respect to the global signals in both horizontal and vertical directions. A parametric dataset is obtained for each tile using an extractor (wherein the memory instance is in post-layout condition) or a pre-layout wire-delay estimator. The parametric netlist for the entire memory instance is assembled by coupling the individual parametric datasets using the input and output pins of the tiles with respect to the global signals.

Abstract: A system and method for redundancy implementation in an integrated semiconductor device having at least one memory instance that includes a prime memory array and a redundant portion. A fuse box register is provided outside the memory macro cell associated with the memory instance. The fuse box register is operable to store location information pertaining to a faulty portion in the prime memory array. A redundancy scan storage element in the memory instance is operable to receive the location information from the fuse box register, which location information is used for replacing at least a part of the faulty portion in the prime memory array with at least a part of the redundant portion.

Abstract: A system and method for redundancy implementation in an integrated semiconductor device having at least one memory instance that includes a prime memory array and a redundant portion. A fuse box register is provided outside the memory macro cell associated with the memory instance. The fuse box register is operable to store location information pertaining to a faulty portion in the prime memory array. A redundancy scan storage element in the memory instance is operable to receive the location information from the fuse box register, which location information is used for replacing at least a part of the faulty portion in the prime memory array with at least a part of the redundant portion.

Abstract: A semiconductor memory architecture for embedded memory instances having redundancy. A fuse box register is provided outside the memory macro associated with the memory instances. The memory instances are daisy-chained to the fuse box register containing a plurality of fuses used for storing fuse data associated with the defective rows and columns of main memory. During power-up or after blowing the fuses, the contents of the fuses (i.e., fuse data) are transferred to a plurality of volatile redundancy scan flip-flops. The fuse box is then deactivated to eliminate quiescent current through the fuses. The redundancy scan flip-flops, connected in a scan chain, are located inside the fuse box as well as the memory instances. During the shifting mode of operation, the fuse contents are scanned into individual flip-flops, organized as scan registers for row redundancy and column redundancy, of the memory instances.

Abstract: A unit for stabilizing the voltage on a capacitive node of a memory array, such as a common node bit line (CNBL), is disclosed. The unit includes an amplifier connected to the CNBL line and to one voltage source and a leaker connected to the CNBL line and to the other voltage supply, where the two voltage supplies can be the positive and ground supplies. The leaker is much smaller then the amplifier thereby to remove current from the CNBL line when there is little or no activity in The memory array. An alternative version of the unit which is also operative for standby operation is disclosed. In this embodiment, there is a switchable high power unit activatable during an active mode and a low power unit. Both units include an amplifier and a leaker connected as in the previous embodiment. The leakers are much smaller then the amplifiers and the amplifier of the high power unit is much larger than the amplifier of the low power unit.

Abstract: There is provided an EPROM array including columns of EPROM cells, three types of diffusion bit lines, two types of metal lines and two types of select transistors. The metal lines are formed of metal 1 lines and metal 2 lines, where the metal 1 lines are formed into segmented lines and continuous lines and the metal 2 lines are continuous. The diffusion bit lines are formed of short, medium and continuous lines, where the medium length diffusion lines are associated with one segmented metal 1 line and one metal 2 line, the continuous lines are associated with one continuous metal 1 line and the short bit lines are formed of short segments and are not associated with metal lines. The diffusion lines repeat in the following order: medium length, short, continuous, short. One type of select transistor connects one short diffusion line to one metal 1 line and the second type of select transistor connects one segmented metal 1 line to one metal 2 line.

Abstract: Page logic, which is coupled to a programmable array decoder, allows for expansion of memory address space depending on the number of bits in a page register. The programmable array decoder has a "don't care" function which allows the user to be independent of the page mode.