Patents by Inventor Alexander B. Hoefler
Alexander B. Hoefler has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 10417104Abstract: A scan circuit and methods of operating a scan circuit are provided. The method for operating a scan circuit includes providing a first scan flip-flop which includes an overwrite feature. With the overwrite feature enabled, a change in functional behavior of the first scan flip-flop occurs based on a control signal. The method may further include capturing data at a first input of the first scan flip-flop during a first state of the control signal and resetting captured data by using the overwrite feature during a first transition of the control signal. The method may further include forming a scan chain with one or more of the first scan flip-flops and one or more second scan flip-flops. The second scan flip-flops may include a similar overwrite feature, having the overwrite feature disabled.Type: GrantFiled: September 22, 2015Date of Patent: September 17, 2019Assignee: NXP USA, INC.Inventors: Colin MacDonald, Alexander B. Hoefler, Jose A. Lyon, Chris P. Nappi, Andrew H. Payne
-
Patent number: 10127998Abstract: A method of programming a memory includes selecting a logic state for programming a first bitcell of the memory. A first one-time-programmable (OTP) element of the first bitcell is programmed using a first set of conditions intended to achieve a first target resistance in accordance with the selected logic state which results in a first degree of programming of the first OTP element. A second OTP element of the first bitcell is programmed using a second set of conditions different from the first set of conditions intended to achieve a second target resistance in accordance with the selected logic state which results in a second degree of programming of the second OTP element, wherein the first and second degrees of programming are visually indistinguishable.Type: GrantFiled: September 26, 2013Date of Patent: November 13, 2018Assignee: NXP USA, Inc.Inventors: Alexander B. Hoefler, Thomas E. Tkacik
-
Publication number: 20170082686Abstract: A scan circuit and methods of operating a scan circuit are provided. The method for operating a scan circuit includes providing a first scan flip-flop which includes an overwrite feature. With the overwrite feature enabled, a change in functional behavior of the first scan flip-flop occurs based on a control signal. The method may further include capturing data at a first input of the first scan flip-flop during a first state of the control signal and resetting captured data by using the overwrite feature during a first transition of the control signal. The method my further include forming a scan chain with one or more of the first scan flip-flops and one or more second scan flip-flops. The second scan flip-flops may include a similar overwrite feature, having the overwrite feature disabled.Type: ApplicationFiled: September 22, 2015Publication date: March 23, 2017Inventors: COLIN MACDONALD, ALEXANDER B. HOEFLER, JOSE A. LYON, CHRIS P. NAPPI, ANDREW H. PAYNE
-
Patent number: 9425775Abstract: A data processing system includes first and second power distribution networks to provide power at first and second voltages, and a flip-flop. The second voltage is less than the first voltage. The flip-flop includes a master latch with a power node connected to the first power distribution network, a data signal input, and an output signal output that is driven at the first voltage, and a slave latch with a power node connected to the first power distribution network, an input coupled to the output of the master latch, a slave latch output signal output that is driven by the first voltage, and a feedback circuit with a first latch inverter having a power node connected to the second voltage, an input coupled to the master latch output, and an output terminal to provide an output signal that is driven by the second voltage.Type: GrantFiled: September 9, 2014Date of Patent: August 23, 2016Assignee: Freescale Semiconductor, Inc.Inventors: Anis M. Jarrar, John M. Dalbey, Alexander B. Hoefler, Colin MacDonald
-
Patent number: 9407263Abstract: A driver circuit having an adjustable output signal includes a logic circuit configured to receive an input signal into a first input terminal and an output circuit coupled to the logic circuit, wherein the output circuit is configured to generate, at an output terminal of the output circuit, an output signal having a signal level that changes in response to a signal level of the input signal. The driver circuit further includes a feedback circuit coupled to a second input terminal of the logic circuit. The feedback circuit includes first and second gate terminals coupled to the output terminal and a third gate terminal coupled to a control signal supply, wherein the feedback circuit is configured to control a maximum level of the output signal from the driver circuit based on an operating threshold of the feedback circuit as set by a control signal generated by the control signal supply.Type: GrantFiled: October 31, 2012Date of Patent: August 2, 2016Assignee: Freescale Semiconductor, Inc.Inventors: Alexander B. Hoefler, Hector Sanchez
-
Publication number: 20160072484Abstract: A data processing system includes first and second power distribution networks to provide power at first and second voltages, and a flip-flop. The second voltage is less than the first voltage. The flip-flop includes a master latch with a power node connected to the first power distribution network, a data signal input, and an output signal output that is driven at the first voltage, and a slave latch with a power node connected to the first power distribution network, an input coupled to the output of the master latch, a slave latch output signal output that is driven by the first voltage, and a feedback circuit with a first latch inverter having a power node connected to the second voltage, an input coupled to the master latch output, and an output terminal to provide an output signal that is driven by the second voltage.Type: ApplicationFiled: September 9, 2014Publication date: March 10, 2016Applicant: FREESCALE SEMICONDUCTOR, INC.Inventors: Anis M. Jarrar, John M. Dalbey, Alexander B. Hoefler, Colin MacDonald
-
Patent number: 9264040Abstract: A CMOS cell incorporated on an integrated circuit including a PMOS transistor and an NMOS transistor. The current terminals of the PMOS and NMOS transistors are coupled in series between a lower voltage supply rail and a reference rail. The well connection of the PMOS transistor is coupled to an upper voltage supply rail having a voltage level greater than the lower voltage supply rail. The CMOS cell has low voltage swing and low leakage current to reduce power consumption. A second PMOS and NMOS transistor pair may be included and coupled in similar manner and to the first PMOS and NMOS pair to form a non-inverting cell. The PMOS transistors may be implemented in an N-well that is conductively tied to the upper supply voltage rail to avoid isolation barriers. The cell may be used in a clock tree to significantly reduce power consumption of the integrated circuit.Type: GrantFiled: December 19, 2013Date of Patent: February 16, 2016Assignee: FREESCALE SEMICONDUCTOR, INC.Inventors: Savithri Sundareswaran, Alexander B. Hoefler, Benjamin S. Huang, Anis M. Jarrar
-
Patent number: 9263152Abstract: A semiconductor memory device and method of operation are provided for a multi-bank memory array (100) with an address fault detector circuit (24, 28) connected to split word lines (WLn-WLm) across multiple banks, where the address fault detector circuit includes at least a first MOSFET transistor (51-54) connected to each word line for detecting an error-free operation mode and a plurality of different transient address faults including a “no word line select,” “false word line select,” and “multiple word line select” failure mode at one of the first and second memory banks. In selected embodiments, the address fault detector provides resistive coupling (33-40) between split word lines across multiple banks to create interaction or contention between split word lines to create a unique voltage level on a fault detection bit line during an address fault depending on the fault type.Type: GrantFiled: July 23, 2014Date of Patent: February 16, 2016Assignee: FREESCALE SEMICONDUCTOR, INC.Inventors: Alexander B. Hoefler, Scott I. Remington, Shayan Zhang
-
Publication number: 20160027529Abstract: A semiconductor memory device and method of operation are provided for a multi-bank memory array (100) with an address fault detector circuit (24, 28) connected to split word lines (WLn-WLm) across multiple banks, where the address fault detector circuit includes at least a first MOSFET transistor (51-54) connected to each word line for detecting an error-free operation mode and a plurality of different transient address faults including a “no word line select,” “false word line select,” and “multiple word line select” failure mode at one of the first and second memory banks. In selected embodiments, the address fault detector provides resistive coupling (33-40) between split word lines across multiple banks to create interaction or contention between split word lines to create a unique voltage level on a fault detection bit line during an address fault depending on the fault type.Type: ApplicationFiled: July 23, 2014Publication date: January 28, 2016Applicant: FREESCALE SEMICONDUCTOR, INC.Inventors: Alexander B. Hoefler, Scott I. Remington, Shayan Zhang
-
Patent number: 9117534Abstract: During a program operation of a fuse cell of a fuse circuit, all of a group of select transistors of a fuse cell are made conductive to program the fuse cell. During a test operation of a fuse cell of the fuse circuit, less than all of the group of select transistors are made conductive so that current less than a programming current flows through the fuse cell.Type: GrantFiled: January 23, 2014Date of Patent: August 25, 2015Assignee: FREESCALE SEMICONDUCTOR, INC.Inventor: Alexander B. Hoefler
-
Publication number: 20150206594Abstract: During a program operation of a fuse cell of a fuse circuit, all of a group of select transistors of a fuse cell are made conductive to program the fuse cell. During a test operation of a fuse cell of the fuse circuit, less than all of the group of select transistors are made conductive so that current less than a programming current flows through the fuse cell.Type: ApplicationFiled: January 23, 2014Publication date: July 23, 2015Inventor: ALEXANDER B. HOEFLER
-
Publication number: 20150180452Abstract: A CMOS cell incorporated on an integrated circuit including a PMOS transistor and an NMOS transistor. The current terminals of the PMOS and NMOS transistors are coupled in series between a lower voltage supply rail and a reference rail. The well connection of the PMOS transistor is coupled to an upper voltage supply rail having a voltage level greater than the lower voltage supply rail. The CMOS cell has low voltage swing and low leakage current to reduce power consumption. A second PMOS and NMOS transistor pair may be included and coupled in similar manner and to the first PMOS and NMOS pair to form a non-inverting cell. The PMOS transistors may be implemented in an N-well that is conductively tied to the upper supply voltage rail to avoid isolation barriers. The cell may be used in a clock tree to significantly reduce power consumption of the integrated circuit.Type: ApplicationFiled: December 19, 2013Publication date: June 25, 2015Applicant: FREESCALE SEMICONDUCTOR, INC.Inventors: Savithri Sundareswaran, Alexander B. Hoefler, Benjamin S. Huang, Anis M. Jarrar
-
Publication number: 20150085557Abstract: A method of programming a memory includes selecting a logic state for programming a first bitcell of the memory. A first one-time-programmable (OTP) element of the first bitcell is programmed using a first set of conditions intended to achieve a first target resistance in accordance with the selected logic state which results in a first degree of programming of the first OTP element. A second OTP element of the first bitcell is programmed using a second set of conditions different from the first set of conditions intended to achieve a second target resistance in accordance with the selected logic state which results in a second degree of programming of the second OTP element, wherein the first and second degrees of programming are visually indistinguishable.Type: ApplicationFiled: September 26, 2013Publication date: March 26, 2015Inventors: Alexander B. Hoefler, Thomas E. Tkacik
-
Publication number: 20140117953Abstract: A driver circuit having an adjustable output signal includes a logic circuit configured to receive an input signal into a first input terminal and an output circuit coupled to the logic circuit, wherein the output circuit is configured to generate, at an output terminal of the output circuit, an output signal having a signal level that changes in response to a signal level of the input signal. The driver circuit further includes a feedback circuit coupled to a second input terminal of the logic circuit. The feedback circuit includes first and second gate terminals coupled to the output terminal and a third gate terminal coupled to a control signal supply, wherein the feedback circuit is configured to control a maximum level of the output signal from the driver circuit based on an operating threshold of the feedback circuit as set by a control signal generated by the control signal supply.Type: ApplicationFiled: October 31, 2012Publication date: May 1, 2014Applicant: FREESCALE SEMICONDUCTOR, INC.Inventors: ALEXANDER B. HOEFLER, HECTOR SANCHEZ
-
Patent number: 8659322Abstract: An integrated circuit includes a memory cell and a sense amplifier coupled to the memory cell via a first bit line and a second bit line. The sense amplifier includes first and second inverters cross-coupled to provide a latch. The first inverter is responsive to a first data signal provided by the memory cell over the first bit line. The second inverter is responsive to a second data signal as provided by the memory cell over the second bit line. A first negative bias temperature instability (NBTI) compensation transistor includes a source electrode coupled to receive a reference voltage, a drain electrode coupled to a source electrode of the first inverter, and a gate electrode coupled to first logic responsive to the first data signal.Type: GrantFiled: January 28, 2011Date of Patent: February 25, 2014Assignee: Freescale Semiconductor, Inc.Inventors: Alexander B. Hoefler, James D. Burnett, Scott I. Remington
-
Patent number: 8379468Abstract: In a memory having a word line driver and a ROM having N bit positions and a plurality of rows in which each row is coupled to a corresponding word line of the word line driver and stores a unique N bit value, a method includes activating, by the word line driver, a selected word line, and, for each bit position, determining whether a value of a true bit line of the bit position is at a same logic state as a value of a complementary bit line of the bit position when the word line driver activates the selected word line. In response to determining that a value of the true bit line is at the same logic state as the value of the complementary bit line for any of the N bit positions, providing a multiple word line fault indicator indicating that multiple word lines are activated simultaneously.Type: GrantFiled: June 27, 2011Date of Patent: February 19, 2013Assignee: Freescale Semiconductor, Inc.Inventors: Ravindraraj Ramaraju, Alexander B. Hoefler
-
Patent number: 8380768Abstract: A random number generator includes a first one time programmable (OTP) element and a second OTP element. The first OTP element and second OTP element have a first distribution of probable values for an electrical characteristic when unprogrammed and a second distribution of probable values when programmed. A programming circuit applies a programming signal to the first OTP element and to the second OTP element that causes the first OTP element to switch from being unprogrammed to being programmed and having a first value for its electrical characteristic and the second OTP element to switch from being unprogrammed to being programmed and having a second value for its electrical characteristic. A sense amplifier provides an output signal at a first logic state when the first value exceeds the second value and at a second logic state when the second value exceeds the first value.Type: GrantFiled: January 30, 2009Date of Patent: February 19, 2013Assignee: Freescale Semiconductor, Inc.Inventor: Alexander B. Hoefler
-
Publication number: 20120327699Abstract: In a memory having a word line driver and a ROM having N bit positions and a plurality of rows in which each row is coupled to a corresponding word line of the word line driver and stores a unique N bit value, a method includes activating, by the word line driver, a selected word line, and, for each bit position, determining whether a value of a true bit line of the bit position is at a same logic state as a value of a complementary bit line of the bit position when the word line driver activates the selected word line. In response to determining that a value of the true bit line is at the same logic state as the value of the complementary bit line for any of the N bit positions, providing a multiple word line fault indicator indicating that multiple word lines are activated simultaneously.Type: ApplicationFiled: June 27, 2011Publication date: December 27, 2012Inventors: RAVINDRARAJ RAMARAJU, ALEXANDER B. HOEFLER
-
Patent number: 8254186Abstract: A memory system including a one time programmable (OTP) memory is provided. The memory system further includes a write enable verification circuit including an asymmetric inverter stage and a symmetric inverter stage coupled at a node. The write enable verification circuit is configured to receive a write enable signal. When the write enable signal changes from a first voltage level to a second voltage level, a voltage at the node changes at a first rate and wherein when the write enable signal changes from the second voltage level to the first voltage level, the voltage at the node changes at a second rate higher than the first rate. The write enable verification circuit is further configured to generate a verified write enable signal for enabling programming of the OTP memory.Type: GrantFiled: April 30, 2010Date of Patent: August 28, 2012Assignee: Freescale Semiconductor, Inc.Inventors: Alexander B. Hoefler, Mohamed S. Moosa
-
Publication number: 20120194222Abstract: An integrated circuit includes a memory cell and a sense amplifier coupled to the memory cell via a first bit line and a second bit line. The sense amplifier includes first and second inverters cross-coupled to provide a latch. The first inverter is responsive to a first data signal provided by the memory cell over the first bit line. The second inverter is responsive to a second data signal as provided by the memory cell over the second bit line. A first negative bias temperature instability (NBTI) compensation transistor includes a source electrode coupled to receive a reference voltage, a drain electrode coupled to a source electrode of the first inverter, and a gate electrode coupled to first logic responsive to the first data signal.Type: ApplicationFiled: January 28, 2011Publication date: August 2, 2012Inventors: Alexander B. Hoefler, James D. Burnett, Scott I. Remington