Patents by Inventor Alexander H. Owens
Alexander H. Owens has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 8765534Abstract: A semiconductor apparatus includes a first substrate and a second substrate located over a first portion of the first substrate and separated from the first substrate by a buried layer. The semiconductor apparatus also includes an epitaxial layer located over a second portion of the first substrate and isolated from the second substrate. The semiconductor apparatus further includes a first transistor formed at least partially in the second substrate and a second transistor formed at least partially in or over the epitaxial layer. The second substrate and the epitaxial layer have bulk properties with different electron and hole mobilities. At least one of the transistors is configured to receive one or more signals of at least about 5V. The first substrate could have a first crystalline orientation, and the second substrate could have a second crystalline orientation.Type: GrantFiled: February 8, 2013Date of Patent: July 1, 2014Assignee: National Semiconductor CorporationInventor: Alexander H. Owens
-
Patent number: 8395216Abstract: A semiconductor apparatus includes a first substrate and a second substrate located over a first portion of the first substrate and separated from the first substrate by a buried layer. The semiconductor apparatus also includes an epitaxial layer located over a second portion of the first substrate and isolated from the second substrate. The semiconductor apparatus further includes a first transistor formed at least partially in the second substrate and a second transistor formed at least partially in or over the epitaxial layer. The second substrate and the epitaxial layer have bulk properties with different electron and hole mobilities. At least one of the transistors is configured to receive one or more signals of at least about 5V. The first substrate could have a first crystalline orientation, and the second substrate could have a second crystalline orientation.Type: GrantFiled: October 16, 2009Date of Patent: March 12, 2013Assignee: Texas Instruments IncorporatedInventor: Alexander H. Owens
-
Publication number: 20110089473Abstract: A semiconductor apparatus includes a first substrate and a second substrate located over a first portion of the first substrate and separated from the first substrate by a buried layer. The semiconductor apparatus also includes an epitaxial layer located over a second portion of the first substrate and isolated from the second substrate. The semiconductor apparatus further includes a first transistor formed at least partially in the second substrate and a second transistor formed at least partially in or over the epitaxial layer. The second substrate and the epitaxial layer have bulk properties with different electron and hole mobilities. At least one of the transistors is configured to receive one or more signals of at least about 5V. The first substrate could have a first crystalline orientation, and the second substrate could have a second crystalline orientation.Type: ApplicationFiled: October 16, 2009Publication date: April 21, 2011Applicant: National Semiconductor CorporationInventor: Alexander H. Owens
-
Patent number: 7795126Abstract: A semiconductor device of the invention includes an integrated circuit formed on a semiconductor substrate having first and second surfaces and a notch region along the edges. The first surface includes electrical contact pads electrically connected with the integrated circuit. The first surface of the semiconductor substrate includes a top protective layer that has a surface portion extending beyond the edges of the semiconductor substrate. The second surface of the semiconductor substrate includes a bottom protective layer with electrical connectors. The surface portion of the top protective layer includes electrical contact pads that are electrically interconnected with electrical contact pad extensions. The electrical contact pad extensions are interconnected with electrical connectors via a backside electrical connector that overlaps the electrical contact pad extensions forming a lap connection. Methods for constructing such devices and connections are also disclosed.Type: GrantFiled: January 4, 2008Date of Patent: September 14, 2010Assignee: National Semiconductor CorporationInventors: Ashok Prabhu, Sadanand R. Patil, Shaw Wei Lee, Alexander H. Owens
-
Patent number: 7340181Abstract: A semiconductor device of the invention includes an integrated circuit formed on a semiconductor substrate having first and second surfaces and a notch region along the edges. The first surface includes electrical contact pads electrically connected with the integrated circuit. The first surface of the semiconductor substrate includes a top protective layer that has a surface portion extending beyond the edges of the semiconductor substrate. The second surface of the semiconductor substrate includes a bottom protective layer with electrical connectors. The surface portion of the top protective layer includes electrical contact pads that are electrically interconnected with electrical contact pad extensions. The electrical contact pad extensions are interconnected with electrical connectors via a backside electrical connector that overlaps the electrical contact pad extensions forming a lap connection. Methods for constructing such devices and connections are also disclosed.Type: GrantFiled: May 13, 2002Date of Patent: March 4, 2008Assignee: National Semiconductor CorporationInventors: Ashok Prabhu, Sadanand R. Patil, Shaw Wei Lee, Alexander H. Owens
-
Patent number: 6946706Abstract: An LDMOS structure which provides for reduced hot carrier effects. The reduction in hot carrier effects is achieved by increasing the size of the drain region of the LDMOS relative to the size of the source region. The larger size of the drain region reduces the concentration of electrons entering the drain region. This reduction in the concentration of electrons reduces the number of impact ionizations, which in turn reduces the hot carrier effects. The overall performance of the LDMOS is improved by reducing the hot carrier effects.Type: GrantFiled: July 9, 2003Date of Patent: September 20, 2005Assignee: National Semiconductor CorporationInventors: Douglas Brisbin, David Tsuei, Alexander H. Owens, Andy Strachan
-
Patent number: 6586302Abstract: A method for making an electrically programmable and erasable memory cell is disclosed. Specifically, a method for creating a floating gate using shallow trench isolation-type techniques is utilized to provide a floating gate having sharply defined tip characteristics. A first insulating layer is formed over a substrate. A conductive material is formed over the first insulating layer. A trench is defined in the conductive layer. This trench is filled with an oxide which is used as a mask to define tips of the floating gate during an etching process which defines the edges of the floating gate. After the floating gate has been etched, a tunneling oxide deposited over the floating gate. A conductive material is then formed over the tunneling oxide.Type: GrantFiled: August 16, 2001Date of Patent: July 1, 2003Assignee: National Semiconductor CorporationInventors: Peter J. Hopper, Yuri Mirgorodski, Chin Miin Shyu, David Tsuei, Peter Johnson, Alexander H. Owens
-
Patent number: 6579777Abstract: A method of forming a localized oxidation having reduced bird's beak encroachment in a semiconductor device by providing an opening in the silicon substrate that has sloped sidewalls with a taper between about 10° and about 75° as measured from the vertical axis of the recess opening and then growing field oxide within the tapered recess opening for forming the localized oxidation.Type: GrantFiled: January 16, 1996Date of Patent: June 17, 2003Assignees: Cypress Semiconductor Corp., LSI Logic CorporationInventors: Ting P. Yen, Pamela S. Trammel, Philippe Schoenborn, Alexander H. Owens
-
Patent number: 5998280Abstract: A trench is etched in a silicon substrate covered with an oxide/nitride stack and a field oxide layer is then grown through oxidation of the silicon in the substrate such that the trench is partly filled. There is reduced oxide encroachment into the active areas under the nitride layer because of the partial field oxide growth. Double oxide layers are deposited over the surface of the field oxide layer and the oxide/nitride stack such that the oxide layers fill the remainder of the trench and produce a nearly planar topology. The double oxide layers are then etched back to the nitride layer through chemical mechanical polishing, leaving the field isolation region. After stripping the oxide/nitride stack, a gate oxide layer is grown. A minimal amount of oxide is required to fill the trench because the trench is already almost filled with the field oxide layer and because of the shallow depth of the trench. Consequently, the etch back step causes minimal dishing.Type: GrantFiled: March 20, 1998Date of Patent: December 7, 1999Assignee: National Semiconductor CorporationInventors: Albert Bergemont, Alexander H. Owens
-
Patent number: 5661069Abstract: An improved MOS-type integrated circuit structure, and a method of making same, are described wherein a diode is electrically connected between the polysilicon gate electrode and the semiconductor substrate, and physically located in the substrate below the contact area of the polysilicon gate electrode so that no extra lateral space is needed to provide such a diode connection between the polysilicon gate electrode and the substrate. The junction is formed in the substrate in a region where the contact area of the gate electrode is usually positioned over field oxide. An opening is provided for the diode in the field oxide region of the substrate, by masking off an additional portion of the substrate, when the field oxide is initially grown, to provide for location of the diode therein.Type: GrantFiled: June 6, 1995Date of Patent: August 26, 1997Assignee: LSI Logic CorporationInventors: Alexander H. Owens, Shahin Toutounchi
-
Patent number: 5621616Abstract: A semiconductor integrated circuit includes a semiconductor circuit chip housed in a package. The package provides for electrical interface of the integrated circuit chip with external circuitry, and also provides environmental protection for the circuit chip. The circuit chip includes a circuit portion which liberates heat into the semiconductor substrate of the chip during operation of the integrated circuit. The integrated circuit chip also includes a layer of insulative material which overlies the semiconductor substrate. A thermally conductive plug member penetrates through the layer of insulative material and extends into a hole formed in the semiconductor substrate. This plug member is in conductive heat transfer relation with the material of the semiconductor substrate, and connects thermally with high-conductivity heat transfer structure conducting heat from the substrate to the package for liberation to the ambient.Type: GrantFiled: September 29, 1995Date of Patent: April 15, 1997Assignee: LSI Logic CorporationInventors: Alexander H. Owens, Gobi Padmanabhan
-
Patent number: 5612552Abstract: A multilevel gate array MOS-type integrated circuit structure is described wherein each source, drain, and gate electrode region in the integrated circuit structure is accessible directly through a contact opening formed normal to the plane of the underlying substrate through an overlying insulation layer.Type: GrantFiled: March 21, 1995Date of Patent: March 18, 1997Assignee: LSI Logic CorporationInventor: Alexander H. Owens
-
Patent number: 5561319Abstract: A CMOS integrated circuit structure is disclosed having a patterned nitride passivation layer, wherein the nitride is patterned such that it does not overlie the thin gate oxide portions of one or more of the MOS devices. When protection against the effects of external radiation is desired, the thin gate oxide areas of the PMOS devices are left uncovered by the patterned nitride passivation layer. When protection is desired against the effects of internally generated "hot electrons", the thin gate oxide areas of the NMOS devices are left uncovered by the patterned nitride passivation layer.Type: GrantFiled: August 30, 1994Date of Patent: October 1, 1996Assignee: LSI Logic CorporationInventors: Alexander H. Owens, Shahin Toutounchi, Abraham Yee, Michael Lyu
-
Patent number: 5516731Abstract: A technique for improving the radiation hardness and hot-electron resistance of a CMOS integrated circuit is described whereby undesirable hydrogen ions may be vented through any holes, such as contact holes, in an overlying passivation layer by applying an elevated temperature and/or electrical bias to the integrated circuit die. The elevated temperature and electrical bias serve to accelerate the process by which hydrogen vents from the die. The elimination of unwanted hydrogen significantly reduces threshold shifts in the CMOS integrated circuit, providing greater radiation hardness and hot-electron resistance.Type: GrantFiled: June 2, 1994Date of Patent: May 14, 1996Assignee: LSI Logic CorporationInventors: Shahin Toutounchi, Abraham Yee, Alexander H. Owens, Michael Lyu
-
Patent number: 5220192Abstract: A radiation hardened NMOS transistor structure suited for application to radiation hardened CMOS devices, and the method for manufacturing it is disclosed. The new transistor structure is characterized by "P" doped guard bands running along and immediately underlying the two bird's beak regions perpendicular to the gate. The transistor and the CMOS structure incorporating it exhibit speed and size comparable to those of conventional non-rad-hard CMOS structure, relatively simple manufacturing, and excellent total-dose radiation hardness.Type: GrantFiled: July 10, 1992Date of Patent: June 15, 1993Assignee: LSI LogicInventors: Alexander H. Owens, Mike Lyu, Shahin Toutounchi, Abraham Yee
-
Patent number: 5091321Abstract: A vertical NPN transistor is fabricated in a silicon integrated circuit substrate growing an N-type epitaxial layer, forming a preliminary P-type base region in the surface of the epitaxial layer, covering the surface with a protective glass layer, selectively etching a hole in the glass layer at an emitter-designated place over the preliminary base region, depositing N-type impurities through the hole into the silicon surface to become the emitter, implanting P-type impurities, of a kind that diffuse faster than the N-type impurities, through the hole into the epitaxial layer and heating to at least anneal the substrate. The hole is then filled to provide electrical contact to the emitter.Type: GrantFiled: July 22, 1991Date of Patent: February 25, 1992Assignee: Allegro Microsystems, Inc.Inventors: Wing K. Huie, Alexander H. Owens
-
Patent number: 5045492Abstract: A method for making an integrated circuit includes forming patches of a silicon nitride mask over the areas where a high-current vertical DMOS and/or NPN transistor, where a vertical NPN transistor and where the NMOS and PMOS transistors of a CMOS pair are to be formed. The nitride mask also includes patches over a network of P-type isolation walls, and two special patches over two special areas at which N+ plugs for the DMOS and NPN transistors are to be formed. A heavy field oxide is grown everywhere except at the nitride patches. The two special patches are selectively removed and by heating and diffusing phosphorous from a POCl.sub.3 source from 950.degree. C. to 1100.degree. C. for at least 30 minutes, two very high conductivity N+ phosphorous plugs are formed through the epitaxial layer at a concentration of over 10.sup.20 phosphorous atoms/cm.sup.3, while the nitride serves to prevent the sensitive channel regions of the DMOS and CMOS transistors from phosphorous doping.Type: GrantFiled: September 25, 1989Date of Patent: September 3, 1991Assignee: Allegro Microsystems, Inc.Inventors: Wing K. Huie, Alexander H. Owens, David S. Pan
-
Patent number: 4914051Abstract: A silicon integrated circuit includes a vertical power DMOS transistor and a vertical NPN transistor in separate epitaxial pockets by a method including simultaneously forming a plurality of D-well regions in the DMOS transistor and the base region in the NPN transistor, and including simultaneously forming the elemental source regions and the emitter region. N-type buried layers are provided simultaneously in the DMOS and the NPN transistors, respectively. Also formed simultaneously are two N+ plugs connecting the two buried layers, respectively, to the epitaxial surface of the integrated circuit die. None of these economically attractive simultaneous steps requires deviation in either device from optimum geometries. Also disclosed are compatible and integrated steps for forming small signal CMOS transistors. This method also includes a full self-alignment of gate, source and channel regions in the DMOS transistor as well as in the CMOS transistors.Type: GrantFiled: December 9, 1988Date of Patent: April 3, 1990Assignee: Sprague Electric CompanyInventors: Wing K. Huie, Alexander H. Owens, David S. Pan, Michael J. Zunino
-
Patent number: 4774202Abstract: A memory device, based upon a field effect transistor having a floating gate is constructed for use in a silicon integrated circuit array of similar memory devices. The memory device includes only two polysilicon layers, a portion of each polysilicon layer being connected to each other through a via hole in an intervening silicon dioxide layer to form the floating gate.Type: GrantFiled: July 31, 1987Date of Patent: September 27, 1988Assignee: Sprague Electric CompanyInventors: David S. Pan, Kanak C. Sarma, Mark A. Halfacre, Alexander H. Owens, Brian K. Rosier
-
Patent number: 4706102Abstract: A memory device, based upon a field effect transistor having a floating gate is constructed for use in a silicon integrated circuit array of similar memory devices. The memory device includes only two polysilicon layers, a portion of each polysilicon layer being connected to each other through a via hole in an intervening silicon dioxide layer to form the floating gate.Type: GrantFiled: November 7, 1985Date of Patent: November 10, 1987Assignee: Sprague Electric CompanyInventors: David S. Pan, Kanak C. Sarma, Mark A. Halfacre, Alexander H. Owens, Brian K. Rosier