Patents by Inventor Alexander Hubris
Alexander Hubris has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 10817474Abstract: An input file is processed according to hash algorithm that references sets of literals to preceding sets of literals to facilitate copy-offset command generation. Preceding instances are identified by generating a hash of the literal set and looking up a corresponding entry in a hash table. The hash table may be accessed by placing look-up requests in a FIFO buffer. When the FIFO buffer is full, generation of the hash chain is suspended until it is no longer full. When repeated literals are found, generation of the hash chain is likewise suspended. The hash chain is used to generate a command file, such as according to the LZ algorithm. Runs of consecutive literals are replaced by a run-length command. The command file may then be encoded using Huffman encoding.Type: GrantFiled: April 2, 2018Date of Patent: October 27, 2020Assignee: Micron Technology, Inc.Inventors: Alexander Hubris, Yingquan Wu
-
Patent number: 10230393Abstract: A compression algorithm based on Huffman coding is disclosed that is adapted to be readily implemented using VLSI design. A data file may be processed to replace duplicate data with a copy commands including an offset and length, such as according to the LV algorithm. A Huffman code may then be generated for parts of the file. The Huffman code may be generated according to a novel method that generates Huffman code lengths for literals in a data file without first sorting the literal statistics. The Huffman code lengths may be constrained to be no longer than a maximum length and the Huffman code may be modified to provide an acceptable overflow probability and be in canonical order. Literals, offsets, and lengths may be separately encoded. The different values for these data sets may be assigned to a limited number of bins for purpose of generating usage statistics used for generating Huffman codes.Type: GrantFiled: August 30, 2017Date of Patent: March 12, 2019Assignee: Tidal Systems, Inc.Inventors: Yingquan Wu, Alexander Hubris
-
Publication number: 20180225298Abstract: An input file is processed according to hash algorithm that references sets of literals to preceding sets of literals to facilitate copy-offset command generation. Preceding instances are identified by generating a hash of the literal set and looking up a corresponding entry in a hash table. The hash table may be accessed by placing look-up requests in a FIFO buffer. When the FIFO buffer is full, generation of the hash chain is suspended until it is no longer full. When repeated literals are found, generation of the hash chain is likewise suspended. The hash chain is used to generate a command file, such as according to the LZ algorithm. Runs of consecutive literals are replaced by a run-length command. The command file may then be encoded using Huffman encoding.Type: ApplicationFiled: April 2, 2018Publication date: August 9, 2018Inventors: Alexander Hubris, Yingquan Wu
-
Patent number: 9934234Abstract: An input file is processed according to hash algorithm that references sets of literals to preceding sets of literals to facilitate copy-offset command generation. Preceding instances are identified by generating a hash of the literal set and looking up a corresponding entry in a hash table. The hash table may be accessed by placing look-up requests in a FIFO buffer. When the FIFO buffer is full, generation of the hash chain is suspended until it is no longer full. When repeated literals are found, generation of the hash chain is likewise suspended. The hash chain is used to generate a command file, such as according to the LZ algorithm. Runs of consecutive literals are replaced by a run-length command. The command file may then be encoded using Huffman encoding.Type: GrantFiled: August 12, 2015Date of Patent: April 3, 2018Assignee: Tidal Systems, Inc.Inventors: Alexander Hubris, Yingquan Wu
-
Patent number: 9882583Abstract: A compression algorithm based on Huffman coding is disclosed that is adapted to be readily implemented using VLSI design. A data file may be processed to replace duplicate data with a copy commands including an offset and length, such as according to the LV algorithm. A Huffman code may then be generated for parts of the file. The Huffman code may be generated according to a novel method that generates Huffman code lengths for literals in a data file without first sorting the literal statistics. The Huffman code lengths may be constrained to be no longer than a maximum length and the Huffman code may be modified to provide an acceptable overflow probability and be in canonical order. Literals, offsets, and lengths may be separately encoded. The different values for these data sets may be assigned to a limited number of bins for purpose of generating usage statistics used for generating Huffman codes.Type: GrantFiled: April 15, 2016Date of Patent: January 30, 2018Assignee: Tidal Systems, Inc.Inventors: Yingquan Wu, Alexander Hubris
-
Publication number: 20170366198Abstract: A compression algorithm based on Huffman coding is disclosed that is adapted to be readily implemented using VLSI design. A data file may be processed to replace duplicate data with a copy commands including an offset and length, such as according to the LV algorithm. A Huffman code may then be generated for parts of the file. The Huffman code may be generated according to a novel method that generates Huffman code lengths for literals in a data file without first sorting the literal statistics. The Huffman code lengths may be constrained to be no longer than a maximum length and the Huffman code may be modified to provide an acceptable overflow probability and be in canonical order. Literals, offsets, and lengths may be separately encoded. The different values for these data sets may be assigned to a limited number of bins for purpose of generating usage statistics used for generating Huffman codes.Type: ApplicationFiled: August 30, 2017Publication date: December 21, 2017Inventors: Yingquan Wu, Alexander Hubris
-
Patent number: 9495244Abstract: An apparatus includes one or more error-correction decoders, a buffer, and at least one processor. The buffer may be configured to store data to be decoded by the one or more error-correction decoders. The at least one processor is generally enabled to send messages to the one or more error-correction decoders. The messages may contain datapath control information corresponding to data in the buffer to be decoded by the one or more error-correction decoders. The one or more error-correction decoders are generally enabled to decode the data read from the buffer according to the corresponding datapath control information.Type: GrantFiled: December 14, 2015Date of Patent: November 15, 2016Assignee: Seagate Technology LLCInventors: Earl T. Cohen, Yunxiang Wu, Alexander Hubris, Christopher Brewer
-
Patent number: 9459956Abstract: A low density parity check decoder includes a variable node processor operable to generate variable node to check node messages and to calculate perceived values based on check node to variable node messages, a check node processor operable to generate the check node to variable node message vectors and to calculate checksums based on the variable node to check node messages, and a convergence detector and bit map generator operable to convergence of the perceived values and to generate at least one bit map that identifies variable nodes that are connected to check nodes with unsatisfied parity checks.Type: GrantFiled: August 2, 2013Date of Patent: October 4, 2016Assignee: SEAGATE TECHNOLOGY LLCInventors: Alexander Hubris, Zhengang Chen, AbdelHakim S. Alhussien, YingQuan Wu
-
Publication number: 20160233881Abstract: A compression algorithm based on Huffman coding is disclosed that is adapted to be readily implemented using VLSI design. A data file may be processed to replace duplicate data with a copy commands including an offset and length, such as according to the LV algorithm. A Huffman code may then be generated for parts of the file. The Huffman code may be generated according to a novel method that generates Huffman code lengths for literals in a data file without first sorting the literal statistics. The Huffman code lengths may be constrained to be no longer than a maximum length and the Huffman code may be modified to provide an acceptable overflow probability and be in canonical order. Literals, offsets, and lengths may be separately encoded. The different values for these data sets may be assigned to a limited number of bins for purpose of generating usage statistics used for generating Huffman codes.Type: ApplicationFiled: April 15, 2016Publication date: August 11, 2016Inventors: Yingquan Wu, Alexander Hubris
-
Patent number: 9337862Abstract: A compression algorithm based on Huffman coding is disclosed that is adapted to be readily implemented using VLSI design. A data file may be processed to replace duplicate data with a copy commands including an offset and length, such as according to the LV algorithm. A Huffman code may then be generated for parts of the file. The Huffman code may be generated according to a novel method that generates Huffman code lengths for literals in a data file without first sorting the literal statistics. The Huffman code lengths may be constrained to be no longer than a maximum length and the Huffman code may be modified to provide an acceptable overflow probability and be in canonical order. Literals, offsets, and lengths may be separately encoded. The different values for these data sets may be assigned to a limited number of bins for purpose of generating usage statistics used for generating Huffman codes.Type: GrantFiled: June 9, 2014Date of Patent: May 10, 2016Assignee: Tidal Systems, Inc.Inventors: Yingquan Wu, Alexander Hubris
-
Patent number: 9329948Abstract: An NVM controller measures cell damage for wear leveling in an NVM, thus improving performance, reliability, lifetime, and/or cost of a storage sub-system, such as an SSD. In a first aspect, the controller determines that an error reading a page of NVM was caused by cell damage and/or cell leakage. The controller reprograms and immediately reads back the page, detecting that the error was caused by cell damage if an error is detected during the immediate read. In a second aspect, the cell damage is tracked by updating cell damage counters for pages and/or blocks of NVM. In a third aspect, wear leveling is performed based at least in part upon measured cell damage for pages and/or blocks of NVM.Type: GrantFiled: September 15, 2012Date of Patent: May 3, 2016Assignee: Seagate Technology LLCInventors: Yan Li, Alexander Hubris, Hao Zhong
-
Publication number: 20160098318Abstract: An apparatus includes one or more error-correction decoders, a buffer, and at least one processor. The buffer may be configured to store data to be decoded by the one or more error-correction decoders. The at least one processor is generally enabled to send messages to the one or more error-correction decoders. The messages may contain datapath control information corresponding to data in the buffer to be decoded by the one or more error-correction decoders. The one or more error-correction decoders are generally enabled to decode the data read from the buffer according to the corresponding datapath control information.Type: ApplicationFiled: December 14, 2015Publication date: April 7, 2016Inventors: Earl T. Cohen, Yunxiang Wu, Alexander Hubris, Christopher Brewer
-
Publication number: 20160048531Abstract: An input file is processed according to hash algorithm that references sets of literals to preceding sets of literals to facilitate copy-offset command generation. Preceding instances are identified by generating a hash of the literal set and looking up a corresponding entry in a hash table. The hash table may be accessed by placing look-up requests in a FIFO buffer. When the FIFO buffer is full, generation of the hash chain is suspended until it is no longer full. When repeated literals are found, generation of the hash chain is likewise suspended. The hash chain is used to generate a command file, such as according to the LZ algorithm. Runs of consecutive literals are replaced by a run-length command. The command file may then be encoded using Huffman encoding.Type: ApplicationFiled: August 12, 2015Publication date: February 18, 2016Inventors: Alexander Hubris, Yingquan Wu
-
Patent number: 9213600Abstract: An apparatus includes one or more error-correction decoders, a buffer, at least one direct memory access (DMA) engine, and at least one processor. The buffer may be configured to store data to be decoded by the one or more error-correction decoders. The at least one DMA engine may couple the buffer and the one or more error-correction decoders. The at least one processor may be enabled to send messages to the at least one DMA engine. The messages may be configured to deliver DMA control information and corresponding datapath control information. Data may be read from the buffer based upon the DMA control information and delivered to the one or more error-correction decoders along with the corresponding datapath control information. The one or more error-correction decoders may be enabled to decode the data read from the buffer according to the corresponding datapath control information.Type: GrantFiled: November 27, 2013Date of Patent: December 15, 2015Assignee: Seagate Technology LLCInventors: Earl T. Cohen, Yunxiang Wu, Alexander Hubris, Christopher Brewer
-
Publication number: 20150358031Abstract: A compression algorithm based on Huffman coding is disclosed that is adapted to be readily implemented using VLSI design. A data file may be processed to replace duplicate data with a copy commands including an offset and length, such as according to the LV algorithm. A Huffman code may then be generated for parts of the file. The Huffman code may be generated according to a novel method that generates Huffman code lengths for literals in a data file without first sorting the literal statistics. The Huffman code lengths may be constrained to be no longer than a maximum length and the Huffman code may be modified to provide an acceptable overflow probability and be in canonical order. Literals, offsets, and lengths may be separately encoded. The different values for these data sets may be assigned to a limited number of bins for purpose of generating usage statistics used for generating Huffman codes.Type: ApplicationFiled: June 9, 2014Publication date: December 10, 2015Inventors: Yingquan Wu, Alexander Hubris
-
Patent number: 9059729Abstract: A compression algorithm is disclosed in which compressibility of an input frame is determined. If a frame is found to be compressible, it is input to a compression algorithm, otherwise the frame may bypass the compression algorithm. Literals of length N bits in a frame are sorted into 2^N bins such a counter Bi indicates a number of literals of value i. The maximum and minimum counter values are evaluated to estimate the compressibility of the file. For example, if Bmax is the maximum counter value and Bmin is the minimum counter value, then If Bmax<A*Bmin (A being a value greater than 1, e.g. 4), the frame may be deemed to be uncompressible, otherwise the frame may be deemed to be compressible and compressed according to the DEFLATE algorithm or some other compression algorithm.Type: GrantFiled: June 2, 2014Date of Patent: June 16, 2015Assignee: TIDAL SYSTEMSInventors: Yingquan Wu, Alexander Hubris
-
Patent number: 9037945Abstract: A method and system for constructing a generator matrix is disclosed. The method includes: receiving a parity check matrix H, wherein the parity check matrix H includes multiple circulant sub-matrices; rearranging the parity check matrix H by column and row permutations to obtain a rearranged parity check matrix H?; and constructing the generator matrix G based on the rearranged parity check matrix H?.Type: GrantFiled: March 28, 2013Date of Patent: May 19, 2015Assignee: Seagate Technology LLCInventors: YingQuan Wu, Ivana Djurdjevic, Alexander Hubris
-
Publication number: 20150135031Abstract: An apparatus includes one or more error-correction decoders, a buffer, at least one direct memory access (DMA) engine, and at least one processor. The buffer may be configured to store data to be decoded by the one or more error-correction decoders. The at least one DMA engine may couple the buffer and the one or more error-correction decoders. The at least one processor may be enabled to send messages to the at least one DMA engine. The messages may be configured to deliver DMA control information and corresponding datapath control information. Data may be read from the buffer based upon the DMA control information and delivered to the one or more error-correction decoders along with the corresponding datapath control information. The one or more error-correction decoders may be enabled to decode the data read from the buffer according to the corresponding datapath control information.Type: ApplicationFiled: November 27, 2013Publication date: May 14, 2015Applicant: LSI CorporationInventors: Earl T. Cohen, Yunxiang Wu, Alexander Hubris, Christopher Brewer
-
Publication number: 20150106666Abstract: An apparatus for calculating a speculative bit error rate includes a data decoder operable to iteratively decode received data to yield decoded data, and a speculative bit error calculator operable to calculate a bit error rate based on the decoded data and the received data while the data decoder is decoding the received data. The bit error rate is updated with each decoding iteration in the data decoder.Type: ApplicationFiled: October 12, 2013Publication date: April 16, 2015Applicant: LSI CorporationInventors: Alexander Hubris, Vidyuth Srivatsaa, Bing Ji
-
Publication number: 20150026536Abstract: A low density parity check decoder includes a variable node processor operable to generate variable node to check node messages and to calculate perceived values based on check node to variable node messages, a check node processor operable to generate the check node to variable node message vectors and to calculate checksums based on the variable node to check node messages, and a convergence detector and bit map generator operable to convergence of the perceived values and to generate at least one bit map that identifies variable nodes that are connected to check nodes with unsatisfied parity checks.Type: ApplicationFiled: August 2, 2013Publication date: January 22, 2015Applicant: LSI CorporationInventors: Alexander Hubris, Zhengang Chen, AbdelHakim S. Alhussien, YingQuan Wu