Patents by Inventor Alfred J Griffin
Alfred J Griffin has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 8236703Abstract: Methods for removing contaminants from a semiconductor device that includes a plurality of aluminum-comprising bond pads on a semiconductor surface of a substrate. A plurality of aluminum-including bond pads are formed on the semiconductor surface of the substrate. A patterned passivation layer is then formed on the semiconductor surface, wherein the patterned passivation layer provides an exposed area for the plurality of bond pads. Wet etching with a basic etch solution is used to etch a surface of the exposed area of the aluminum-including bond pads, wherein the wet etching removes at least 100 Angstroms from the surface of the bond pads to form a cleaned surface.Type: GrantFiled: September 11, 2008Date of Patent: August 7, 2012Assignee: Texas Instruments IncorporatedInventors: Alfred J. Griffin, Jr., Lisa A. Fritz, Lin Li, Lee Alan Stringer, Neel A. Bhatt, John Paul Campbell, Stephen Arlon Meisner, Charles Leighton
-
Patent number: 8110416Abstract: Defects in components in ICs which may cause circuit failures during operation of the IC are often difficult to detect during and immediately after fabrication of the IC by DC test methods. A method of testing components to detect such defects using AC Impedance Spectroscopy is disclosed. Data may be analyzed using Nyquist plots and Bode plots. Nyquist plots of typical defect types are disclosed. Components may include MOS transistor gate structures, contacts, vias and metal interconnect lines. Components tested may be contained in integrated circuits or in test circuits. Integrated circuits containing components tested by AC Impedance Spectroscopy may be partially fabricated or deprocessed after fabrication.Type: GrantFiled: December 4, 2008Date of Patent: February 7, 2012Assignee: Texas Instruments IncorporatedInventors: Alfred J Griffin, He Lin
-
Patent number: 7998865Abstract: A system (500) removes wafer edge residue from a target wafer (508). A wafer holding mechanism (502) holds and rotates the target wafer (508). A residue remover mechanism (504) mechanically interacts or abrades an edge surface of the target wafer (508) and removes strongly adhered residue from the edge surface of the target wafer (508). The residue remover mechanism (504) controls coverage of the mechanical interaction and magnitude of the mechanical interaction.Type: GrantFiled: May 31, 2005Date of Patent: August 16, 2011Assignee: Texas Instruments IncorporatedInventors: Joe G. Tran, Brian K. Kirkpatrick, Alfred J. Griffin, Jr.
-
Publication number: 20110114597Abstract: Disclosed is a method of fabricating an integrated circuit comprising patterning a dielectric layer to form a hole having a sidewall and a bottom. The hole can expose an underlying material of an electrically conducting material. The method also includes exposing the sidewall and the exposed underlying material to a plasma etch, depositing a barrier layer on the bottom and the sidewall of the hole after the plasma etch clean, forming a counter-sunk cone in the underlying material by etching through the barrier layer at the bottom of the hole into the conducting metal underneath, flash depositing a thin layer of the barrier material into the hole, and finally depositing a metal seed layer in the hole covering the sidewalls and the bottom of the hole including the cone at the bottom. The hole is finally filled by depositing a metal layer in the hole.Type: ApplicationFiled: July 12, 2010Publication date: May 19, 2011Applicant: TEXAS INSTRUMENTS INCORPORATEDInventors: Alfred J. Griffin, JR., Edmund Burke, Asad M. Haider, Kelly J. Taylor, Tae S. Kim
-
Publication number: 20090162954Abstract: Defects in components in ICs which may cause circuit failures during operation of the IC are often difficult to detect during and immediately after fabrication of the IC by DC test methods. A method of testing components to detect such defects using AC Impedance Spectroscopy is disclosed. Data may be analyzed using Nyquist plots and Bode plots. Nyquist plots of typical defect types are disclosed. Components may include MOS transistor gate structures, contacts, vias and metal interconnect lines. Components tested may be contained in integrated circuits or in test circuits. Integrated circuits containing components tested by AC Impedance Spectroscopy may be partially fabricated or deprocessed after fabrication.Type: ApplicationFiled: December 4, 2008Publication date: June 25, 2009Applicant: TEXAS INSTRUMENTS INCORPORATEDInventors: Alfred J Griffin, JR., He Lin
-
Publication number: 20090068847Abstract: Methods for removing contaminants from a semiconductor device that includes a plurality of aluminum-comprising bond pads on a semiconductor surface of a substrate. A plurality of aluminum-including bond pads are formed on the semiconductor surface of the substrate. A patterned passivation layer is then formed on the semiconductor surface, wherein the patterned passivation layer provides an exposed area for the plurality of bond pads. Wet etching with a basic etch solution is used to etch a surface of the exposed area of the aluminum-including bond pads, wherein the wet etching removes at least 100 Angstroms from the surface of the bond pads to form a cleaned surface.Type: ApplicationFiled: September 11, 2008Publication date: March 12, 2009Inventors: Alfred J. Griffin, JR., Lisa A. Fritz, Lin Li, Lee Alan Stringer, Neel A. Bhatt, John Paul Campbell, Stephen Arlon Meisner, Charles Leighton
-
Publication number: 20080207006Abstract: The present disclosure is directed to a process for plasma treating a film comprising titanium, nitrogen and impurities on a substrate. The process comprises forming a plasma of nitrogen gas and hydrogen gas, the flow ratio of hydrogen gas to nitrogen gas ranging from about 0.01 to about 0.7. The film is contacted with the plasma for a time sufficient to reduce the concentration of impurities in the film.Type: ApplicationFiled: February 28, 2007Publication date: August 28, 2008Inventors: James Scott Martin, John P. Campbell, Phuong-Lan Tran, Alfred J. Griffin, Maxwell Walthour Lippitt
-
Patent number: 7332425Abstract: The present invention provides a method of forming a interconnect barrier layer 100. In the method, physical vapor deposition of barrier material 200 is performed within an opening 140 located in a dielectric layer 135 of a substrate 110. RF plasma etching of the barrier material 200 that is deposited in the opening 140 occurs simultaneously with conducting the physical vapor deposition of the barrier material 200.Type: GrantFiled: May 11, 2005Date of Patent: February 19, 2008Assignee: Texas Instruments IncorporatedInventors: Asad M. Haider, Alfred J. Griffin, Jr., Kelly J. Taylor
-
Patent number: 7323409Abstract: A multilevel metal and via structure is described. The metal conductors include a base or seed layer, a bulk conductor layer, a capping layer, and a barrier layer, and the via structure include a seed layer, a diffusion barrier layer and a metal plug. The via seed layer is controlled to a thickness that discourages the reaction between the via seed layer and the bulk conductor layer. The reaction may result in the formation of harmful voids at the bottom of the vias and is caused by having the via seed metal coming in contact with the bulk conductor through openings in the barrier layer.Type: GrantFiled: February 7, 2005Date of Patent: January 29, 2008Assignee: Texas Instruments IncorporatedInventors: Alfred J. Griffin, Jr., Adel El Sayed, John P. Campbell, Clint L. Montgomery
-
Patent number: 6977437Abstract: A multilevel metal and via structure is described. The metal conductors include a base or seed layer, a bulk conductor layer, a capping layer, and a barrier layer, and the via structure include a seed layer, a diffusion barrier layer and a metal plug. The via seed layer is controlled to a thickness that discourages the reaction between the via seed layer and the bulk conductor layer. The reaction may result in the formation of harmful voids at the bottom of the vias and is caused by having the via seed metal coming in contact with the bulk conductor through openings in the barrier layer.Type: GrantFiled: March 11, 2003Date of Patent: December 20, 2005Assignee: Texas Instruments IncorporatedInventors: Alfred J. Griffin, Jr., Adel El Sayed, John P. Campbell, Clint L. Montgomery
-
Publication number: 20040178504Abstract: A multilevel metal and via structure is described. The metal conductors include a base or seed layer, a bulk conductor layer, a capping layer, and a barrier layer, and the via structure include a seed layer, a diffusion barrier layer and a metal plug.Type: ApplicationFiled: March 11, 2003Publication date: September 16, 2004Inventors: Alfred J. Griffin, Adel El Sayed, John P. Campbell, Clint L. Montgomery
-
Publication number: 20030190801Abstract: A process whereby elimination of metal extrusion through the via-barrier layer into the base of etched via holes is accomplished by controlling the process temperature of the via-barrier deposition to less than 400° C., and preferably to about 380° C. By eliminating the cause of metal extrusions, i.e., excessive thermally induced stresses on the metal confined biaxially by the dielectric via walls, the resulting defect-free vias are independent of the barrier thickness. The method is applicable to different metal stacks, and in turn, yield and reliability of the device is significantly enhanced.Type: ApplicationFiled: April 1, 2003Publication date: October 9, 2003Inventors: Alfred J. Griffin, Antonietta Oliva, Adel El Sayed
-
Publication number: 20030170975Abstract: A process whereby elimination of metal extrusion through the via-barrier layer into the base of etched via holes is accomplished by controlling the process temperature of the via-barrier deposition to less than 400° C., and preferably to about 380° C. By eliminating the cause of metal extrusions, i.e., excessive thermally induced stresses on the metal confined biaxially by the dielectric via walls, the resulting defect-free vias are independent of the barrier thickness. The method is applicable to different metal stacks, and in turn, yield and reliability of the device is significantly enhanced.Type: ApplicationFiled: March 6, 2002Publication date: September 11, 2003Inventors: Alfred J. Griffin, Antonietta Oliva, Adel El Sayed
-
Patent number: 6617231Abstract: A process whereby elimination of metal extrusion through the via-barrier layer into the base of etched via holes is accomplished by controlling the process temperature of the via-barrier deposition to less than 400° C., and preferably to about 380° C. By eliminating the cause of metal extrusions, i.e., excessive thermally induced stresses on the metal confined biaxially by the dielectric via walls, the resulting defect-free vias are independent of the barrier thickness. The method is applicable to different metal stacks, and in turn, yield and reliability of the device is significantly enhanced.Type: GrantFiled: March 6, 2002Date of Patent: September 9, 2003Assignee: Texas Instruments IncorporatedInventors: Alfred J. Griffin, Jr., Antonietta Oliva, Adel El Sayed
-
Publication number: 20020013044Abstract: A dielectric layer (112) having a HDP liner layer (104) under the dielectric gap-fill layer (106) (e.g., HSQ/SOG). The HDP process has a deposition and a sputter-etch component. The sputter-etch component results in an HDP liner (104) with a sloped edges on a portion (105) of the liner over the metal lead. The HDP liner (104) profile results in an effective decrease in the metal surface area which, in turn, limits the amount of dielectric fill (106) deposited over the lead.Type: ApplicationFiled: June 28, 2001Publication date: January 31, 2002Inventors: Rafael A. Mena, Philip E. Hecker, Alfred J. Griffin
-
Patent number: 6002259Abstract: A electrostatic adhesion tester for thin film conductors. In one embodiment, a device is provided for testing the adhesion strength of a thin film conductor that has been formed upon a substrate. The device includes an adhesion tester that is primarily comprised of a conducting portion. The conducting portion is applied to the thin film conductor so that it does not physically contact the thin film conductor, but leaves a small space there between. A power supply may further be provided for coupling to either the adhesion tester, the thin film conductor, or both in order to create a potential difference between the conducting portion and the thin film conductor. The potential difference creates an electric field between the conducting portion and the thin film conductor that induces stress in the thin film conductor.Type: GrantFiled: January 20, 1998Date of Patent: December 14, 1999Assignee: Rice UniversityInventors: Alfred J. Griffin, Jr., Franz R. Brotzen, Daniel L. Callahan, Haining S. Yang