Patents by Inventor Alfredo Olmos
Alfredo Olmos has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 9898625Abstract: A method and apparatus for limiting access to an integrated circuit (IC) upon detection of abnormal conditions is provided. At least one of abnormal voltage detection, abnormal temperature detection, and abnormal clock detection are provided with low power consumption. Both abnormally low and abnormally high parameter values (e.g. abnormally low or high voltage, temperature, or clock frequency) may be detected. Abnormal clock detection may also detect a stopped clock signal, including a clock signal stopped at a low logic level or at a high logic level. Furthermore, abnormal clock detection may detect an abnormal duty cycle of a clock signal. A sampled bandgap reference may be used to provide accurate voltage and current references while consuming a minimal amount of power. Upon detection of an abnormal parameter value, one or more tamper indications may be provided to initiate tampering countermeasures, such as limiting access to the IC.Type: GrantFiled: June 1, 2015Date of Patent: February 20, 2018Assignee: NXP USA, INC.Inventors: Alfredo Olmos, James R. Feddeler, Miten H. Nagda, Stefano Pietri
-
Patent number: 9641129Abstract: A resistor-less amplifying circuit includes a plurality of resistor-less cells. Each cell includes a plurality of MOS transistors. Each cell generates a differential output equal to ?VGS of two MOS transistors with a magnitude of the differential output controlled by a control voltage generated by a differential amplifier coupled to a feedback loop around a cell. In one embodiment, the resistor-less amplifying circuit is a part of a bandgap voltage reference circuit. In another embodiment, the resistor-less amplifying circuit is part of a temperature sensor circuit.Type: GrantFiled: September 16, 2015Date of Patent: May 2, 2017Assignee: NXP USA, Inc.Inventors: Ricardo Pureza Coimbra, André Luis Vilas Boas, Alfredo Olmos
-
Publication number: 20170077872Abstract: A resistor-less amplifying circuit includes a plurality of resistor-less cells. Each cell includes a plurality of MOS transistors. Each cell generates a differential output equal to ?VGS of two MOS transistors with a magnitude of the differential output controlled by a control voltage generated by a differential amplifier coupled to a feedback loop around a cell. In one embodiment, the resistor-less amplifying circuit is a part of a bandgap voltage reference circuit. In another embodiment, the resistor-less amplifying circuit is part of a temperature sensor circuit.Type: ApplicationFiled: September 16, 2015Publication date: March 16, 2017Inventors: Ricardo Pureza COIMBRA, André Luis VILAS BOAS, Alfredo OLMOS
-
Patent number: 9383760Abstract: A simple SCM (Self Cascode MOSFET) structure to generate a sub-1V reference voltage in the SCM intermediate node. The structure requires only 2 transistors to create a temperature-compensated reference voltage. When sized correctly, the transistors in the SCM will operate both at weak, moderate or strong inversion, and in the saturation region or saturation and triode regions, providing good correspondence and low part to part variation. The following proposal innovates by operating with supply voltages on a broad variation range, from 3.6V through below 1V (sub-1V operation), with bias currents in the range of tens of nA (nano Amperes) and temperature variation smaller than ±1% from ?40° C. through 85° C. This is an extremely low cost implementation (in terms of area and complexity), compatible with standard CMOS manufacturing processes, and very robust (in terms of fab-to-fab transference, technology mapping, and also well controlled part-to-part variation).Type: GrantFiled: February 12, 2015Date of Patent: July 5, 2016Assignee: CENTRO NACIONAL DE TECNOLOGIA ELETRÔNICA AVANçADA—CEITEC S.A.Inventors: Fernando Chavez Porras, Alfredo Olmos, Juan Pablo Martinez Brito
-
Publication number: 20150317496Abstract: A method and apparatus for limiting access to an integrated circuit (IC) upon detection of abnormal conditions is provided. At least one of abnormal voltage detection, abnormal temperature detection, and abnormal clock detection are provided with low power consumption. Both abnormally low and abnormally high parameter values (e.g. abnormally low or high voltage, temperature, or clock frequency) may be detected. Abnormal clock detection may also detect a stopped clock signal, including a clock signal stopped at a low logic level or at a high logic level. Furthermore, abnormal clock detection may detect an abnormal duty cycle of a clock signal. A sampled bandgap reference may be used to provide accurate voltage and current references while consuming a minimal amount of power. Upon detection of an abnormal parameter value, one or more tamper indications may be provided to initiate tampering countermeasures, such as limiting access to the IC.Type: ApplicationFiled: June 1, 2015Publication date: November 5, 2015Inventors: Alfredo Olmos, James R. Feddeler, Miten H. Nagda, Stefano Pietri
-
Publication number: 20150234401Abstract: A simple SCM (Self Cascode MOSFET) structure to generate a sub-1V reference voltage in the SCM intermediate node. The structure requires only 2 transistors to create a temperature-compensated reference voltage. When sized correctly, the transistors in the SCM will operate both at weak, moderate or strong inversion, and in the saturation region or saturation and triode regions, providing good correspondence and low part to part variation. The following proposal innovates by operating with supply voltages on a broad variation range, from 3.6V through below 1V (sub-1V operation), with bias currents in the range of tens of nA (nano Amperes) and temperature variation smaller than ±1% from ?40° C. through 85° C. This is an extremely low cost implementation (in terms of area and complexity), compatible with standard CMOS manufacturing processes, and very robust (in terms of fab-to-fab transference, technology mapping, and also well controlled part-to-part variation).Type: ApplicationFiled: February 12, 2015Publication date: August 20, 2015Inventors: Fernando Chavez Porras, Alfredo Olmos, Juan Pablo Martinez Brito
-
Patent number: 9046570Abstract: A method and apparatus for limiting access to an integrated circuit (IC) upon detection of abnormal conditions is provided. At least one of abnormal voltage detection, abnormal temperature detection, and abnormal clock detection are provided with low power consumption. Both abnormally low and abnormally high parameter values (e.g. abnormally low or high voltage, temperature, or clock frequency) may be detected. Abnormal clock detection may also detect a stopped clock signal, including a clock signal stopped at a low logic level or at a high logic level. Furthermore, abnormal clock detection may detect an abnormal duty cycle of a clock signal. A sampled bandgap reference may be used to provide accurate voltage and current references while consuming a minimal amount of power. Upon detection of an abnormal parameter value, one or more tamper indications may be provided to initiate tampering countermeasures, such as limiting access to the IC.Type: GrantFiled: August 3, 2012Date of Patent: June 2, 2015Assignee: Freescale Semiconductor, Inc.Inventors: Alfredo Olmos, James R. Feddeler, Miten H. Nagda, Stefano Pietri
-
Patent number: 8988114Abstract: Systems and methods for low-power voltage tamper detection are described. In some embodiments, an integrated circuit may include source-follower circuitry configured to produce a scaled down supply voltage. The integrated circuit may also include undervoltage detection circuitry coupled to the source-follower circuitry, the undervoltage detection circuitry configured to output a first signal having a first logic value if the scaled down supply voltage is greater than a low threshold voltage or a second logic value if the scaled down supply voltage is smaller than the low threshold voltage. Additionally or alternatively, the integrated circuit may include overvoltage detection circuitry coupled to the source-follower circuitry, the overvoltage detection circuitry configured to output a second signal having the first logic value if the scaled down supply voltage is smaller than a high threshold voltage or the second logic value if the scaled down supply voltage is greater than the high threshold voltage.Type: GrantFiled: November 20, 2012Date of Patent: March 24, 2015Assignee: Freescale Semiconductor, Inc.Inventors: Sanjay K. Wadhwa, Alfredo Olmos, Fabio Duarte De Martin
-
Patent number: 8922287Abstract: Systems and methods for amplitude loop control for oscillators. In some embodiments, an electronic circuit may include oscillator circuitry configured to produce a periodic signal, and control circuitry operably coupled to the oscillator circuitry, the control circuitry including switched capacitor circuitry configured to determine a difference between maximum and minimum peak voltage values of the periodic signal, the control circuit configured to control a voltage amplitude of the periodic signal based upon the difference. In other embodiments, a method may include receiving a clock signal from a clock generator, determining, using a switched capacitor circuit, a first peak voltage value of the clock signal, determining, using the switched capacitor circuit, a second peak voltage value of the clock signal, and controlling a bias current applied to the clock generator based upon a difference between the first and second peak voltage values.Type: GrantFiled: January 30, 2013Date of Patent: December 30, 2014Assignee: Freescale Semiconductor, Inc.Inventors: Andre Luis Vilas Boas, Alfredo Olmos, Eduardo Ribeiro da Silva, Ricardo Maltione
-
Patent number: 8896349Abstract: A low voltage detector (100) includes a power supply voltage monitor circuit (110) that produces a voltage VSP related to a first a power supply voltage, and a voltage generator (105), which includes a plurality of self-cascode MOSFET (SCM) structures (101-103) in a cascade configuration, that generates a reference voltage Vxm. A voltage comparator (140) outputs an output signal in response to a differential between Vxm and VSP, wherein Vxm and VSP have proportional to absolute temperature behavior (PTAT) over temperature with respect to a second power supply voltage. The output signal changes state when the first power supply voltage equals a trip point of the comparator. Each SCM structure is sized to provide a rate of change with temperature of the PTAT behavior of Vxm that matches a rate of change with temperature of the PTAT behavior of VSP.Type: GrantFiled: June 16, 2011Date of Patent: November 25, 2014Assignee: Freescale Semiconductor, Inc.Inventors: Andre Luis Vilas Boas, Alfredo Olmos, Edgar Mauricio Camacho Galeano, Fabio de Lacerda
-
Publication number: 20140210565Abstract: Systems and methods for amplitude loop control for oscillators. In some embodiments, an electronic circuit may include oscillator circuitry configured to produce a periodic signal, and control circuitry operably coupled to the oscillator circuitry, the control circuitry including switched capacitor circuitry configured to determine a difference between maximum and minimum peak voltage values of the periodic signal, the control circuit configured to control a voltage amplitude of the periodic signal based upon the difference. In other embodiments, a method may include receiving a clock signal from a clock generator, determining, using a switched capacitor circuit, a first peak voltage value of the clock signal, determining, using the switched capacitor circuit, a second peak voltage value of the clock signal, and controlling a bias current applied to the clock generator based upon a difference between the first and second peak voltage values.Type: ApplicationFiled: January 30, 2013Publication date: July 31, 2014Applicant: Freescale Semiconductor, Inc.Inventors: Andre Luis Vilas Boas, Alfredo Olmos, Eduardo Ribeiro da Silva, Ricardo Maltione
-
Patent number: 8779790Abstract: An integrated circuit probing structure (40) is provided for evaluating functional circuitry (42), such as a slow slew-rate square wave signal from a low power circuit, where the probing structure includes two or more probe pads (48, 49) for testing the functional circuitry which are formed to be electrically separate from one another, and a probe test circuit (46) connected to the functional circuitry (42) for conveying a signal from the functional circuitry to a probe needle (47) only when the probe needle (47) electrically connects the two or more probe pads (48, 49).Type: GrantFiled: June 26, 2009Date of Patent: July 15, 2014Assignee: Freescale Semiconductor, Inc.Inventors: Andre Luis L. Vilas Boas, Fabio Duarte de Martin, Alfredo Olmos
-
Publication number: 20140139201Abstract: Systems and methods for low-power voltage tamper detection are described. In some embodiments, an integrated circuit may include source-follower circuitry configured to produce a scaled down supply voltage. The integrated circuit may also include undervoltage detection circuitry coupled to the source-follower circuitry, the undervoltage detection circuitry configured to output a first signal having a first logic value if the scaled down supply voltage is greater than a low threshold voltage or a second logic value if the scaled down supply voltage is smaller than the low threshold voltage. Additionally or alternatively, the integrated circuit may include overvoltage detection circuitry coupled to the source-follower circuitry, the overvoltage detection circuitry configured to output a second signal having the first logic value if the scaled down supply voltage is smaller than a high threshold voltage or the second logic value if the scaled down supply voltage is greater than the high threshold voltage.Type: ApplicationFiled: November 20, 2012Publication date: May 22, 2014Applicant: FREESCALE SEMICONDUCTOR, INC.Inventors: Sanjay K. Wadhwa, Alfredo Olmos, Fabio Duarte De Martin
-
Publication number: 20140035560Abstract: A method and apparatus for limiting access to an integrated circuit (IC) upon detection of abnormal conditions is provided. At least one of abnormal voltage detection, abnormal temperature detection, and abnormal clock detection are provided with low power consumption. Both abnormally low and abnormally high parameter values (e.g. abnormally low or high voltage, temperature, or clock frequency) may be detected. Abnormal clock detection may also detect a stopped clock signal, including a clock signal stopped at a low logic level or at a high logic level. Furthermore, abnormal clock detection may detect an abnormal duty cycle of a clock signal. A sampled bandgap reference may be used to provide accurate voltage and current references while consuming a minimal amount of power. Upon detection of an abnormal parameter value, one or more tamper indications may be provided to initiate tampering countermeasures, such as limiting access to the IC.Type: ApplicationFiled: August 3, 2012Publication date: February 6, 2014Applicant: FREESCALE SEMICONDUCTOR, INC.Inventors: Alfredo Olmos, James R. Feddeler, Miten H. Nagda, Stefano Pietri
-
Patent number: 8629530Abstract: A process of forming an electronic device can include forming a capacitor dielectric layer over a base region, wherein the base region includes a base semiconductor material, forming a gate dielectric layer over a substrate, forming a capacitor electrode over the capacitor dielectric layer, forming a gate electrode over the gate dielectric layer, and forming an input terminal and an output terminal to the capacitor electrode. The input terminal and the output terminal can be spaced apart from each other and are connected to different components within the electronic device. A filter can include the base region, the capacitor dielectric layer, and the capacitor electrode. A transistor structure can include the gate dielectric layer and the gate electrode. An electronic device can include a low-pass filter and a transistor structure, such as an n-channel transistor or a p-channel transistor.Type: GrantFiled: September 1, 2011Date of Patent: January 14, 2014Assignee: Freescale Semiconductor, Inc.Inventors: Fabio Duarte de Martin, Fabio de Lacerda, Alfredo Olmos
-
Patent number: 8519780Abstract: A regulator (104) for a charge pump (102) includes a clock amplitude modulator (150) that changes voltage of a clock signal used in operation of the charge pump in response to changes in magnitude of output voltage of the change pump. The clock amplitude modulator is powered by an output of an auxiliary circuit (120). The output of the auxiliary circuit is at a higher voltage than an input voltage of the charge pump. A maximum amplitude of the voltage of the clock signal is higher than the input voltage of the charge pump.Type: GrantFiled: February 8, 2012Date of Patent: August 27, 2013Assignee: Freescale Semiconductor, Inc.Inventors: André Luis Vilas Boas, Fabio Duarte De Martin, Alfredo Olmos, André L. R. Mansano
-
Publication number: 20130200943Abstract: A regulator (104) for a charge pump (102) includes a clock amplitude modulator (150) that changes voltage of a clock signal used in operation of the charge pump in response to changes in magnitude of output voltage of the change pump. The clock amplitude modulator is powered by an output of an auxiliary circuit (120). The output of the auxiliary circuit is at a higher voltage than an input voltage of the charge pump. A maximum amplitude of the voltage of the clock signal is higher than the input voltage of the charge pump.Type: ApplicationFiled: February 8, 2012Publication date: August 8, 2013Applicant: Freescale Semiconductor, Inc.Inventors: André Luis VILAS BOAS, Fabio DUARTE DE MARTIN, Alfredo OLMOS, André L.R. MANSANO
-
Patent number: 8487884Abstract: A method includes driving a current through a touch screen that is based on contact of the touch screen, generating a proportional second current, and detecting contact of the touch screen from the second current. Another method includes providing a touch screen with parallel plates, disabling contact detection when a plate voltage is lower than a threshold voltage, and enabling contact detection when the plate voltage is at least equal to the threshold voltage. A device includes a first node and a second node coupled to a touch screen, a third node, a first current mirror coupled to the second node and the third node configured to generate a current at the third node that is proportional to a second current at the second node, and a detection circuit that provides a signal based on the first current that indicates contact of the touch screen.Type: GrantFiled: June 24, 2008Date of Patent: July 16, 2013Assignee: Freescale Semiconductor, Inc.Inventors: Marcos Augusto De Goes, Alfredo Olmos, Stefano Pietri
-
Patent number: 8432214Abstract: A programmable temperature sensing circuit includes a comparator, first and second CTAT sensing elements, first and second PTAT reference circuits, and a selection circuit. When a selection signal is a first logic state, an output terminal of the first PTAT reference circuit is coupled to the second CTAT temperature sensing element for providing a first threshold voltage to the second input of the comparator. When the selection signal is a second logic state different from the first logic state, a series-connection of the first PTAT reference circuit and the second PTAT reference circuit are coupled to the second CTAT temperature sensing element for providing a second threshold voltage to the second input of the comparator. The comparator provides an output voltage indication when a voltage provided by the first CTAT sensing element compares favorably with the selected one of the first or second threshold voltages.Type: GrantFiled: March 21, 2011Date of Patent: April 30, 2013Assignee: Freescale Semiconductor, Inc.Inventors: Alfredo Olmos, Stefano Pietri, Ricardo P. Coimbra
-
Publication number: 20120323508Abstract: A low voltage detector (100) includes a power supply voltage monitor circuit (110) that produces a voltage VSP related to a first a power supply voltage, and a voltage generator (105), which includes a plurality of self-cascode MOSFET (SCM) structures (101-103) in a cascade configuration, that generates a reference voltage Vxm. A voltage comparator (140) outputs an output signal in response to a differential between Vxm and VSP, wherein Vxm and VSP have proportional to absolute temperature behavior (PTAT) over temperature with respect to a second power supply voltage. The output signal changes state when the first power supply voltage equals a trip point of the comparator. Each SCM structure is sized to provide a rate of change with temperature of the PTAT behavior of Vxm that matches a rate of change with temperature of the PTAT behavior of VSP.Type: ApplicationFiled: June 16, 2011Publication date: December 20, 2012Applicant: FREESCALE SEMICONDUCTOR, INC.Inventors: Andre Luis VILAS BOAS, Alfredo OLMOS, Edgar Mauricio CAMACHO GALEANO, Fabio DE LACERDA