Patents by Inventor Ali Burney
Ali Burney has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 7843216Abstract: Techniques are provided for implementing channel alignment for a data transmission interface in an HIP block on a programmable logic integrated circuit. The HIP block channel alignment logic can be run using a reduced number of parallel data paths, which consumes substantially less logic resources. Also, the HIP block channel alignment logic circuits can be processed at the higher HIP core clock rate in serial, decreasing lock latency time. Techniques are provided for implementing error handling for transmitted data in programmable logic circuits. The programmable logic circuits can be configured to implement error generation and error monitoring functions that are tailored for any application. Alternatively, the logic elements can be configured to perform other functions for applications that do not require error handling. The phase skew between data and clock signals on an integrated circuit are reduced by routing clock signals along with the data signals to each circuit block.Type: GrantFiled: August 18, 2008Date of Patent: November 30, 2010Assignee: Altera CorporationInventors: Darren van Wageningen, Curt Wortman, Boon-Jin Ang, Thow-Pang Chong, Dan Mansur, Ali Burney
-
Patent number: 7715467Abstract: Adjustable transceiver circuitry is provided for programmable integrated circuits such as programmable logic device integrated circuits. The transceiver circuitry has a dynamic phase alignment circuit that can be used for aligning clock and data signals. The dynamic phase alignment circuit contains a bypassable synchronizer. Four modes of operation are supported by the transceiver circuitry including a normal source synchronous mode, a normal dynamic phase alignment mode, a soft clock data recovery mode, and a phase-locked-loop source synchronous mode. In normal source synchronous mode, the dynamic phase alignment circuit performs no phase alignment or clock rate matching. In normal dynamic phase alignment mode, the dynamic phase alignment circuit performs only phase alignment operations. In soft clock data recovery mode, programmable logic on the programmable integrated circuit is configured to perform rate matching and phase alignment.Type: GrantFiled: July 17, 2006Date of Patent: May 11, 2010Assignee: Altera CorporationInventor: Ali Burney
-
Patent number: 7664978Abstract: Integrated circuits such as programmable logic device integrated circuits with memory interface circuitry are provided. The memory interface circuitry measures the timing characteristics of an associated memory during a series of dummy read operations. A multiplexer and phase detector are used to measure phase shifts of memory group clock signals compared to a system clock signal. The memory interface circuitry uses these measurements to adjust a delay-locked-loop circuit. The delay-locked-loop circuit produces a capture clock that is used to read data from the memory.Type: GrantFiled: July 17, 2006Date of Patent: February 16, 2010Assignee: Altera CorporationInventors: Ali Burney, Sanjay K. Charagulla
-
Patent number: 7644296Abstract: Programmable logic device integrated circuits are provided that have configurable receivers with dynamic phase alignment capabilities. In situations in which receivers require dynamic phase alignment circuitry, programmable logic elements can be configured to implement a dynamic phase alignment data capture and synchronization circuit. In situations in which dynamic phase alignment receiver circuitry is not required, resources are made available for implementing other user logic. Multiple dynamic phase alignment receiver circuits can share an eight-phase dynamic phase alignment clock signal that is generated by a phase-locked-loop circuit. Switches may be configured to selectively route the dynamic phase alignment clock signal to desired locations on the programmable logic device integrated circuit.Type: GrantFiled: July 17, 2006Date of Patent: January 5, 2010Assignee: Altera CorporationInventor: Ali Burney
-
Patent number: 7639054Abstract: A circuit includes a sensing circuit, a control circuit, and a programmable delay circuit. The sensing circuit generates delay compensation signals that change in response to variations in at least one of a process and a temperature of the circuit. The control circuit generates dynamic control signals in response to the delay compensation signals. The programmable delay circuit is configurable to delay a signal transmitted through an external terminal of the circuit by a delay that is selected by the dynamic control signals.Type: GrantFiled: January 16, 2008Date of Patent: December 29, 2009Assignee: Altera CorporationInventor: Ali Burney
-
Patent number: 7590211Abstract: Integrated circuits such as programmable logic device integrated circuits are provided that have resource-efficient receiver circuitry. In source-synchronous system environments, an integrated circuit receives data on multiple buses, each of which has a reference clock signal and associated data signals. One of the reference clocks is provided to a phase-locked-loop circuit, which generates a serial clock and parallel clock for capturing and deserializing data for one of the buses. Each additional bus has an associated phase detector and delay-locked loop in place of a phase-locked loop. The phase detector and delay-locked loop in each additional bus shift the serial clock from the phase-locked loop to produce a serial clock for the additional bus. A parallel clock for each additional bus may be produced using a divider.Type: GrantFiled: July 17, 2006Date of Patent: September 15, 2009Assignee: Altera CorporationInventor: Ali Burney
-
Patent number: 7587537Abstract: Input-output circuitry for integrated circuits such as programmable logic device integrated circuits is provided. The input-output circuitry can be configured to operate in a single-ended data mode or a serializer-deserializer mode using programmable routing circuitry such as programmable multiplexers. In single-ended data mode, data registers in the single-ended input-output circuitry may be used to handle transmitted and received single-ended data. In serializer-deserializer mode, the data registers may be configured to form a shift register. The shift register may be used in a serializer-deserializer circuit. Parallel-to-serial and serial-to-parallel data conversion operations may be performed using the shift register. The serializer-deserializer circuit may be connected to differential input-output circuitry such as a differential transmitter circuit or a differential receiver circuit. The data registers may be configured to operate as positive-edge-triggered or negative-edge-triggered devices.Type: GrantFiled: November 30, 2007Date of Patent: September 8, 2009Assignee: Altera CorporationInventor: Ali Burney
-
Patent number: 7555667Abstract: Adjustable transceiver circuitry is provided for programmable integrated circuits. The transceiver circuitry has a dynamic phase alignment circuit that can be used for aligning clock and data signals. The transceiver circuitry supports a phase-locked-loop source synchronous mode that can be used to receive data from transmitting integrated circuits that are clocked with a common clock. Each transmitting integrated circuit transmits a clock and associated data signals over a bus. The transceiver circuitry uses a master-slave architecture. A master dynamic phase alignment circuit in each transceiver receives the clock for that bus and selects a corresponding optimal clock phase to use in receiving input data for the bus from a multiphase clock. The master dynamic phase alignment circuit in each transceiver distributes the optimal clock phase to associated slave dynamic phase alignment circuits. Only a single phase-locked loop circuit is need to generate the multiphase clock.Type: GrantFiled: July 17, 2006Date of Patent: June 30, 2009Assignee: Altera CorporationInventors: Ali Burney, Yu Xu, Leon Zheng, Sanjay K. Charagulla
-
Publication number: 20080297192Abstract: Techniques are provided for implementing channel alignment for a data transmission interface in an HIP block on a programmable logic integrated circuit. The HIP block channel alignment logic can be run using a reduced number of parallel data paths, which consumes substantially less logic resources. Also, the HIP block channel alignment logic circuits can be processed at the higher HIP core clock rate in serial, decreasing lock latency time. Techniques are provided for implementing error handling for transmitted data in programmable logic circuits. The programmable logic circuits can be configured to implement error generation and error monitoring functions that are tailored for any application. Alternatively, the logic elements can be configured to perform other functions for applications that do not require error handling. The phase skew between data and clock signals on an integrated circuit are reduced by routing clock signals along with the data signals to each circuit block.Type: ApplicationFiled: August 18, 2008Publication date: December 4, 2008Applicant: ALTERA CORPORATIONInventors: Darren van WAGENINGEN, Curt WORTMAN, Boon-Jin ANG, Thow-Pang CHONG, Dan MANSUR, Ali BURNEY
-
Patent number: 7434192Abstract: Techniques are provided for implementing channel alignment for a data transmission interface in an HIP block on a programmable logic integrated circuit. The HIP block channel alignment logic can be run using a reduced number of parallel data paths, which consumes substantially less logic resources. Also, the HIP block channel alignment logic circuits can be processed at the higher HIP core clock rate in serial, decreasing lock latency time. Techniques are provided for implementing error handling for transmitted data in programmable logic circuits. The programmable logic circuits can be configured to implement error generation and error monitoring functions that are tailored for any application. Alternatively, the logic elements can be configured to perform other functions for applications that do not require error handling. The phase skew between data and clock signals on an integrated circuit are reduced by routing clock signals along with the data signals to each circuit block.Type: GrantFiled: December 13, 2004Date of Patent: October 7, 2008Assignee: Altera CorporationInventors: Darren van Wageningen, Curt Wortman, Boon-Jin Ang, Thow-Pang Chong, Dan Mansur, Ali Burney
-
Patent number: 7378868Abstract: A programmable device I/O architecture allows for a variable number of I/O banks. Each I/O bank is of an I/O bank type. Each I/O bank type has a fixed number of I/O pins. I/O banks of the same I/O bank type are compatible within the same programmable device and between different types of programmable devices. The largest size I/O bank type and intermediate size I/O bank types are adapted to be a compatible supersets of every smaller I/O bank type. Support pins are regularly distributed between data pins in each I/O bank type. Multiple instances of the same or compatible I/O banks are arranged to be accessible from different sides of the programmable device. To facilitate circuit board layout, each I/O bank is arranged as a mirror and/or rotation of other I/O banks on the device.Type: GrantFiled: November 9, 2006Date of Patent: May 27, 2008Assignee: Altera CorporationInventors: Jeffrey Tyhach, Chiakang Sung, Khai Nguyen, Sanjay K. Charagulla, Ali Burney
-
Publication number: 20070240012Abstract: Integrated circuits such as programmable logic device integrated circuits with memory interface circuitry are provided. The memory interface circuitry measures the timing characteristics of an associated memory during a series of dummy read operations. A multiplexer and phase detector are used to measure phase shifts of memory group clock signals compared to a system clock signal. The memory interface circuitry uses these measurements to adjust a delay-locked-loop circuit. The delay-locked-loop circuit produces a capture clock that is used to read data from the memory.Type: ApplicationFiled: July 17, 2006Publication date: October 11, 2007Inventors: Ali Burney, Sanjay Charagulla
-
Publication number: 20070165478Abstract: A programmable device I/O architecture allows for a variable number of I/O banks. Each I/O bank is of an I/O bank type. Each I/O bank type has a fixed number of I/O pins. I/O banks of the same I/O bank type are compatible within the same programmable device and between different types of programmable devices. The largest size I/O bank type and intermediate size I/O bank types are adapted to be a compatible supersets of every smaller I/O bank type. Support pins are regularly distributed between data pins in each I/O bank type. Multiple instances of the same or compatible I/O banks are arranged to be accessible from different sides of the programmable device. To facilitate circuit board layout, each I/O bank is arranged as a mirror and/or rotation of other I/O banks on the device.Type: ApplicationFiled: November 9, 2006Publication date: July 19, 2007Inventors: Jeffrey Tyhach, Chiakang Sung, Khai Nguyen, Sanjay K. Charagulla, Ali Burney
-
Publication number: 20070164784Abstract: A programmable device I/O architecture allows for a variable number of I/O banks. Each I/O bank is of an I/O bank type. Each I/O bank type has a fixed number of I/O pins. I/O banks of the same I/O type are compatible within the same programmable device and between different types of programmable devices. The number of I/O pins for each I/O bank type is selected so that each of a set of interfaces can be implemented efficiently using I/O banks of at least one I/O bank type. The largest size I/O bank type and intermediate size I/O bank types are adapted to be a compatible supersets of every smaller I/O bank type. The ratio between data pins and support pins in each I/O bank type is the same. Support pins are regularly distributed between data pins in each I/O bank type.Type: ApplicationFiled: January 19, 2006Publication date: July 19, 2007Applicant: Altera CorporationInventors: Sanjay Charagulla, Ali Burney
-
Publication number: 20060125517Abstract: Techniques are provided for implementing channel alignment for a data transmission interface in an HIP block on a programmable logic integrated circuit. The HIP block channel alignment logic can be run using a reduced number of parallel data paths, which consumes substantially less logic resources. Also, the HIP block channel alignment logic circuits can be processed at the higher HIP core clock rate in serial, decreasing lock latency time. Techniques are provided for implementing error handling for transmitted data in programmable logic circuits. The programmable logic circuits can be configured to implement error generation and error monitoring functions that are tailored for any application. Alternatively, the logic elements can be configured to perform other functions for applications that do not require error handling. The phase skew between data and clock signals on an integrated circuit are reduced by routing clock signals along with the data signals to each circuit block.Type: ApplicationFiled: December 13, 2004Publication date: June 15, 2006Applicant: Altera CorporationInventors: Darren van Wageningen, Curt Wortman, Boon-Jin Ang, Thow-Pang Chong, Dan Mansur, Ali Burney
-
Patent number: 6981206Abstract: A circuit for computing parity values is disclosed. The circuit includes a control decode unit. The control decode unit determines whether words received during a cycle correspond to more than one packet of data. The circuit includes a first parity processor. The first parity processor computes first parity sum values from first words associated with a first packet of data received during the cycle. The circuit includes a second parity processor. The second parity processor is capable of computing second parity sum values from second words associated with a second packet of data received during the cycle when the control decode unit determines that the data words correspond to more than one packet of data.Type: GrantFiled: December 10, 2002Date of Patent: December 27, 2005Assignee: Altera CorporationInventors: Ali Burney, Nitin Prasad