Patents by Inventor Allen F. Moring
Allen F. Moring has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 6207354Abstract: A method of making a circuitized substrate wherein a chip-accommodating cavity is formed along with a plurality of conductive elements (e.g., pads, lines, etc.) which form part of the substrate's circuitry. Metallization is provided over the elements and, significantly, on the internal surfaces of the formed cavity to thereby enhance the electrical properties of the finished product, e.g., by assuring a solid, continuous path between upper and lower surfaces of the product.Type: GrantFiled: April 7, 1999Date of Patent: March 27, 2001Assignee: International Business Machines CoporationInventors: Anilkumar C. Bhatt, Thomas R. Miller, Allen F. Moring, James P. Walsh
-
Patent number: 6178093Abstract: An information handling system is provided which comprises: a metal enclosure; at least one circuit assembly positioned within said metal enclosure, said circuit assembly including a circuitized substrate having at least one dielectric interior layer including a first surface and at least one hole therein; means for providing electrical power to said circuitized substrate within said metal enclosure; a filler material, wherein said filler material substantially fills said at least one hole within said at least one dielectric interior layer; a first wiring layer positioned on said first surface of said at least one dielectric interior layer, wherein said first wiring layer substantially covers said at least one hole having said filler material therein, said first wiring layer assisting in retaining said filler material within said at least one hole in said at least one dielectric interior layer; a first dielectric photoresist layer positioned on said first wiring layer and on said first surface of said at leaType: GrantFiled: March 3, 1998Date of Patent: January 23, 2001Assignee: International Business Machines CorporationInventors: Anilkumar Chinuprasad Bhatt, Donald Herman Glatzel, Allen F. Moring, Voya Rista Markovich, Kostas Papathomas, David John Russell
-
Patent number: 6138350Abstract: A process for manufacturing circuit boards comprising providing a circuitized substrate having a dielectric surface, providing a peel apart structure including a metal layer and a peelable film, laminating the peel apart structure to the circuitized substrate with the metal layer positioned adjacent said dielectric surface, forming holes in the circuitized substrate through the peel apart structure, applying a filler material including an organic base to the peel apart structure, applying a sacrificial film onto the filler material, and applying sufficient heat and pressure to the sacrificial film to force the filler material into the holes to substantially fill the holes is provided.Type: GrantFiled: February 25, 1998Date of Patent: October 31, 2000Assignee: International Business Machines CorporationInventors: Anilkumar Chinuprasad Bhatt, Donald Herman Glatzel, Allen F. Moring, Voya Rista Markovich, Kostas Papathomas, David John Russell
-
Patent number: 6127025Abstract: Circuit boards are manufactured by forming a substrate with a dielectric surface, laminating a metal foil and a peelable film to the substrate, and forming holes in the substrate through the peelable film and foil. A filler material with an organic base may be filled with electroconductive particles or dielectric thermoconductive particles. The filler material is deposited onto a sacrificial carrier and the filler material is heated to at least partially cure it. The filler material is laminated onto the peelable film with sufficient heat and pressure to force the filler material to fill the holes. For thermoconductive filler the holes are filled sufficient for electrical connection through the holes. The peelable layer, sacrificial carrier and filler material remaining therebetween are peeled off the copper foil. The filler material is abraded to the level of the foil and is then copper plated. The copper is patterned to form a wiring layer.Type: GrantFiled: March 10, 1998Date of Patent: October 3, 2000Assignee: International Business Machines CorporationInventors: Anilkumar Chinuprasad Bhatt, Donald Herman Glatzel, Allen F. Moring, Voya Rista Markovich, Kostas Papathomas, David John Russell
-
Patent number: 6114019Abstract: A circuit assembly that includes a circuitized substrate having a dielectric interior layer with a first surface and at least one hole therein. A filler material substantially fills the hole within the dielectric interior layer. A first wiring layer is positioned on the first surface of the dielectric interior layer, wherein the first wiring layer substantially covers the hole and assists in retaining the filler material within the hole in the dielectric interior layer. A first dielectric photoresist layer is positioned on the first wiring layer and on the first surface of the dielectric interior layer. The first dielectric photoresist layer also includes at least one hole therein. The filler material also substantially fills the hole within the first dielectric photoresist layer. A second wiring layer is positioned on the first dielectric photoresist layer and includes a plurality of conductive pads as part thereof.Type: GrantFiled: March 2, 1998Date of Patent: September 5, 2000Assignee: International Business Machines CorporationInventors: Anilkumar Chinuprasad Bhatt, Donald Herman Glatzel, Allen F. Moring, Voya Rista Markovich, Kostas Papathomas, David John Russell
-
Patent number: 6000129Abstract: Circuit boards are manufactured by forming a substrate with a dielectric surface, laminating a metal foil to the substrate, and forming holes in the substrate through the foil. A filler material with an organic base may be filled with electroconductive particles or dielectric thermoconductive particles. The filler material is deposited into the holes and is heated to at least partially cure it. The surface of the filler material is seeded and electrolessly plated to form a conductive coating on the metal foil and the filler material. The coating is then patterned to form a wiring layer. A second set of holes may be formed in the circuitized substrate after the hole filling step, which are also electrolessly plated.Type: GrantFiled: March 12, 1998Date of Patent: December 14, 1999Assignee: International Business Machines CorporationInventors: Anilkumar Chinuprasad Bhatt, Donald Herman Glatzel, Allen F. Moring, Voya Rista Markovich, Kostas Papathomas, David John Russell
-
Patent number: 5869356Abstract: According to the present invention, a technique for controlling the flow of plastic encapsulant which is applied over an integrated circuit (I/C) chip wire bonded to wire pads formed on a chip carrier substrate is provided. This technique includes applying a barrier material to the substrate surrounding the wire bond pads, which barrier material is in the form of two walls projecting upwardly from the surface thereof, and defining a well between the walls to confine the flow of the encapsulant material. This prevents the encapsulant material from flowing past a desired defined boundary and covering the circuit connection pads which are not intended to be covered.Type: GrantFiled: March 17, 1998Date of Patent: February 9, 1999Assignee: International Business Machines CorporationInventors: James W. Fuller, Jr., Mary Beth Fletcher, Joseph Alphonse Kotylo, Jeffrey Alan Knight, David Michael Passante, Allen F. Moring
-
Patent number: 5822856Abstract: Circuit boards are manufactured by forming a substrate with a dielectric surface, laminating a metal foil and a peelable film to the substrate, and forming holes in the substrate through the peelable film and foil. A filler material with an organic base may be filled with electroconductive particles or dielectric thermoconductive particles. The filler material is laminated onto the peelable film with sufficient heat and pressure to force the filler material to fill the holes. For thermoconductive filler the holes are filled sufficient for electrical connection through the holes. The filler material is abraded to the level of the foil and is then copper plated. The copper is patterned to form a wiring layer. A permanent dielectric photoresist layer is formed over the wiring layer and via holes are formed through the photoimageable dielectric over pads and conductors of the wiring layer.Type: GrantFiled: June 28, 1996Date of Patent: October 20, 1998Assignee: International Business Machines CorporationInventors: Anilkumar Chinuprasad Bhatt, Donald Herman Glatzel, Allen F. Moring, Voya Rista Markovich, Kostas Papathomas, David John Russell
-
Patent number: 5784260Abstract: According to the present invention, a technique for controlling the flow of plastic encapsulant which is applied over an integrated circuit (I/C) chip wire bonded to wire pads formed on a chip carrier substrate is provided. This technique includes applying a barrier material to the substrate surrounding the wire bond pads, which barrier material is in the form of two walls projecting upwardly from the surface thereof, and defining a well between the walls to confine the flow of the encapsulant material. This prevents the encapsulant material from flowing past a desired defined boundary and covering the circuit connection pads which are not intended to be covered.Type: GrantFiled: May 29, 1996Date of Patent: July 21, 1998Assignee: International Business Machines CorporationInventors: James W. Fuller, Jr., Mary Beth Fletcher, Joseph Alphonse Kotylo, Jeffrey Alan Knight, David Michael Passante, Allen F. Moring
-
Patent number: 4786528Abstract: Reinforced synthetic polymer composite is treated by heating at a temperature and for a time sufficient to obtain a moisture content below that for the relative humidity level at which the composite is to be drilled and/or photoresist exposed; and then subjecting it to conditions to increase the moisture content to that for the relative humidity level of the drilling.Type: GrantFiled: May 20, 1986Date of Patent: November 22, 1988Assignee: International Business Machines CorporationInventors: William J. Amelio, Voya Markovich, William J. McCarthy, Allen F. Moring, Peter A. Moschak, Douglas H. Strope