Abstract: For identifying a preamble or other pattern in a binary bit stream, containing data coded to have a different average number of ones to zeroes from the pattern in question, a pattern detection circuit includes a shift register, a unitary adder and a comparison circuit. The shift register has a sufficient length that there is at least a high probability that the number of ones stored therein is different for the pattern in question from the range of number of ones found in that length of the data stream. The unitary adder counts the number of ones in the register, and this value is compared with the range of values which that length of the pattern should contain. If the pattern to be detected is a preamble used for bit synchronization, and the data are coded in a way which may lead to possibility of synchronization to a subharmonic, a ones-average detector may be used to disable the synchronization circuit for a local clock until the preamble is detected.