Patents by Inventor Amit Ramchandran
Amit Ramchandran has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20150367237Abstract: A system, method and computer program product for multi -player video gaming, including a virtual representation of a first user; a virtual object provided to the first user by a second user or a virtual representation of the second user; and the virtual object provided by the second user configured to influence a level of emotion and feeling, including health and happiness of the virtual representation of the first user.Type: ApplicationFiled: March 13, 2013Publication date: December 24, 2015Inventors: Amit Ramchandran, Amir Masoud Zarkesh
-
METHOD AND SYSTEM FOR EXCHANGING INSTANT MESSAGES BETWEEN ONE OR MORE USERS USING MEDIA AS REFERENCE
Publication number: 20150365363Abstract: A system, method and computer program product for transmitting online content to one or more recipients through online messaging, including a selectable button embedded within online content; and an online messaging mechanism. The selectable button is configured upon selection to transmit the online content as a generated message to one or more recipients through the online messaging mechanism.Type: ApplicationFiled: June 16, 2015Publication date: December 17, 2015Inventors: Amit Ramchandran, Kshitij -
Patent number: 9015352Abstract: The present invention includes an adaptable high-performance node (RXN) with several features that enable it to provide high performance along with adaptability. A preferred embodiment of the RXN includes a run-time configurable data path and control path. The RXN supports multi-precision arithmetic including 8, 16, 24, and 32 bit codes. Data flow can be reconfigured to minimize register accesses for different operations. For example, multiply-accumulate operations can be performed with minimal, or no, register stores by reconfiguration of the data path. Predetermined kernels can be configured during a setup phase so that the RXN can efficiently execute, e.g., Discrete Cosine Transform (DCT), Fast-Fourier Transform (FFT) and other operations. Other features are provided.Type: GrantFiled: March 31, 2014Date of Patent: April 21, 2015Assignee: Altera CorporationInventor: Amit Ramchandran
-
Publication number: 20140364239Abstract: A system, method and computer program product for multi-player video gaming or chatting, including a virtual representation of a user, wherein the virtual representation of the user is configured for being displayed and used on a computer device in place of the user during online and/or offline video gaming, chatting, and/or virtual social interactions.Type: ApplicationFiled: December 19, 2012Publication date: December 11, 2014Inventors: Amit Ramchandran, Amir Masoud Zarkesh, Mohammed Hamed Firooz
-
Publication number: 20140344343Abstract: A system, method and computer program product for collaborative filtering, including a client device configured with distributed internal collaborative filtering mechanism and a user profile having private information of a user of the client device. The client device is configured to maintain the user profile securely within the client device. The client device is configured to calculate a set of non-private parameters based on the secure user profile with a process that runs on the client device. The client device is configured to send the non-private parameters to at least one of an external server and external client device.Type: ApplicationFiled: November 14, 2012Publication date: November 20, 2014Applicant: ICELERO LLCInventors: Amir Masoud Zarkesh, Amit Ramchandran, Saeid Ghafouri
-
Patent number: 8880850Abstract: One embodiment of the present includes a heterogeneous, high-performance, scalable processor having at least one W-type sub-processor capable of processing W bits in parallel, W being an integer value, at least one N-type sub-processor capable of processing N bits in parallel, N being an integer value smaller than W by a factor of two. The processor further includes a shared bus coupling the at least one W-type sub-processor and at least one N-type sub-processor and memory shared coupled to the at least one W-type sub-processor and the at least one N-type sub-processor, wherein the W-type sub-processor rearranges memory to accommodate execution of applications allowing for fast operations.Type: GrantFiled: February 25, 2013Date of Patent: November 4, 2014Assignee: Icelero IncInventors: Amit Ramchandran, John Reid Hauser
-
Publication number: 20140236810Abstract: A system, method and computer program product for processing payments, including a server in an electronic device and/or a server in a remote location; a database in the electronic device and/or a database in a remote location coupled to the respective server; and an electronic device of a consumer coupled to the server over a communications network, wherein the server is configured to determine a payment option most advantageous to the consumer based on information stored in the database regarding a plurality of payment options available to the consumer, and the server is configured to display the most advantageous payment option to the consumer on the electronic device of the consumer.Type: ApplicationFiled: June 16, 2012Publication date: August 21, 2014Applicant: ICELERO INCInventors: Amit Ramchandran, Amir Masoud Zarkesh, Saeid Ghafouri
-
Publication number: 20140215180Abstract: The present invention includes an adaptable high-performance node (RXN) with several features that enable it to provide high performance along with adaptability. A preferred embodiment of the RXN includes a run-time configurable data path and control path. The RXN supports multi-precision arithmetic including 8, 16, 24, and 32 bit codes. Data flow can be reconfigured to minimize register accesses for different operations. For example, multiply-accumulate operations can be performed with minimal, or no, register stores by reconfiguration of the data path. Predetermined kernels can be configured during a setup phase so that the RXN can efficiently execute, e.g., Discrete Cosine Transform (DCT), Fast-Fourier Transform (FFT) and other operations. Other features are provided.Type: ApplicationFiled: March 31, 2014Publication date: July 31, 2014Applicant: Altera CorporationInventor: Amit RAMCHANDRAN
-
Patent number: 8706916Abstract: The present invention includes an adaptable high-performance node (RXN) with several features that enable it to provide high performance along with adaptability. A preferred embodiment of the RXN includes a run-time configurable data path and control path. The RXN supports multi-precision arithmetic including 8, 16, 24, and 32 bit codes. Data flow can be reconfigured to minimize register accesses for different operations. For example, multiply-accumulate operations can be performed with minimal, or no, register stores by reconfiguration of the data path. Predetermined kernels can be configured during a setup phase so that the RXN can efficiently execute, e.g., Discrete Cosine Transform (DCT), Fast-Fourier Transform (FFT) and other operations. Other features are provided.Type: GrantFiled: February 15, 2013Date of Patent: April 22, 2014Assignee: Altera CorporationInventor: Amit Ramchandran
-
Publication number: 20130238878Abstract: One embodiment of the present includes a heterogeneous, high-performance, scalable processor having at least one W-type sub-processor capable of processing W bits in parallel, W being an integer value, at least one N-type sub-processor capable of processing N bits in parallel, N being an integer value smaller than W by a factor of two. The processor further includes a shared bus coupling the at least one W-type sub-processor and at least one N-type sub-processor and memory shared coupled to the at least one W-type sub-processor and the at least one N-type sub-processor, wherein the W-type sub-processor rearranges memory to accommodate execution of applications allowing for fast operations.Type: ApplicationFiled: February 25, 2013Publication date: September 12, 2013Applicant: ICELERO INCInventors: Amit Ramchandran, John Reid Hauser
-
Patent number: 8386751Abstract: One embodiment of the present includes a heterogenous, high-performance, scalable processor having at least one W-type sub-processor capable of processing W bits in parallel, W being an integer value, at least one N-type sub-processor capable of processing N bits in parallel, N being an integer value smaller than W by a factor of two. The processor further includes a shared bus coupling the at least one W-type sub-processor and at least one N-type sub-processor and memory shared coupled to the at least one W-type sub-processor and the at least one N-type sub-processor, wherein the W-type sub-processor rearranges memory to accommodate execution of applications allowing for fast operations.Type: GrantFiled: May 18, 2010Date of Patent: February 26, 2013Assignee: Icelero LLCInventors: Amit Ramchandran, John Reid Hauser, Jr.
-
Patent number: 8380884Abstract: The present invention includes an adaptable high-performance node (RXN) with several features that enable it to provide high performance along with adaptability. A preferred embodiment of the RXN includes a run-time configurable data path and control path. The RXN supports multi-precision arithmetic including 8, 16, 24, and 32 bit codes. Data flow can be reconfigured to minimize register accesses for different operations. For example, multiply-accumulate operations can be performed with minimal, or no, register stores by reconfiguration of the data path. Predetermined kernels can be configured during a setup phase so that the RXN can efficiently execute, e.g., Discrete Cosine Transform (DCT), Fast-Fourier Transform (FFT) and other operations. Other features are provided.Type: GrantFiled: March 7, 2011Date of Patent: February 19, 2013Assignee: Altera CorporationInventor: Amit Ramchandran
-
Publication number: 20110161535Abstract: The present invention includes an adaptable high-performance node (RXN) with several features that enable it to provide high performance along with adaptability. A preferred embodiment of the RXN includes a run-time configurable data path and control path. The RXN supports multi-precision arithmetic including 8, 16, 24, and 32 bit codes. Data flow can be reconfigured to minimize register accesses for different operations. For example, multiply-accumulate operations can be performed with minimal, or no, register stores by reconfiguration of the data path. Predetermined kernels can be configured during a setup phase so that the RXN can efficiently execute, e.g., Discrete Cosine Transform (DCT), Fast-Fourier Transform (FFT) and other operations. Other features are provided.Type: ApplicationFiled: March 7, 2011Publication date: June 30, 2011Applicant: QST HOLDINGS, LLCInventor: Amit RAMCHANDRAN
-
Publication number: 20110137724Abstract: A system, method and computer program product for delivering advertisements via electronic data storage devices, including an electronic data storage device, including a memory, a controller processor, and a pre-loaded target advertisement; and a host device coupled to the electronic data storage device. The controller processor or an additional processor is configured to deliver the target advertisement to the host device by inserting or overlaying the target advertisement in a target file as the host device reads the target file from the electronic data storage device.Type: ApplicationFiled: December 8, 2010Publication date: June 9, 2011Applicant: iCelero LLCInventors: Amit Ramchandran, Amir Masoud Zarkesh
-
Publication number: 20110131393Abstract: One embodiment of the present includes a heterogenous, high-performance, scalable processor having at least one W-type sub-processor capable of processing W bits in parallel, W being an integer value, at least one N-type sub-processor capable of processing N bits in parallel, N being an integer value wherein and smaller than W by a factor of two. The processor further includes a shared bus coupling the at least one W-type sub-processor and at least one N-type sub-processor and memory shared coupled to the at least one W-type sub-processor and the at least one N-type sub-processor, wherein the W-type sub-processor rearranges memory to accommodate execution of applications allowing for fast operations.Type: ApplicationFiled: May 18, 2010Publication date: June 2, 2011Applicant: 3PLUS1 TECHNOLOGY, INC.Inventors: Amit Ramchandran, John Reid Hauser, JR.
-
Patent number: 7904603Abstract: The present invention includes an adaptable high-performance node (RXN) with several features that enable it to provide high performance along with adaptability. A preferred embodiment of the RXN includes a run-time configurable data path and control path. The RXN supports multi-precision arithmetic including 8, 16, 24, and 32 bit codes. Data flow can be reconfigured to minimize register accesses for different operations. For example, multiply-accumulate operations can be performed with minimal, or no, register stores by reconfiguration of the data path. Predetermined kernels can be configured during a setup phase so that the RXN can efficiently execute, e.g., Discrete Cosine Transform (DCT), Fast-Fourier Transform (FFT) and other operations. Other features are provided.Type: GrantFiled: September 10, 2009Date of Patent: March 8, 2011Assignee: QST Holdings, LLCInventor: Amit Ramchandran
-
Patent number: 7721069Abstract: One embodiment of the present includes a heterogenous, high-performance, scalable processor having at least one W-type sub-processor capable of processing W bits in parallel, W being an integer value, at least one N-type sub-processor capable of processing N bits in parallel, N being an integer value smaller than W by a factor of two. The processor further includes a shared bus coupling the at least one W-type sub-processor and at least one N-type sub-processor and memory shared coupled to the at least one W-type sub-processor and the at least one N-type sub-processor, wherein the W-type sub-processor rearranges memory to accommodate execution of applications allowing for fast operations.Type: GrantFiled: July 12, 2005Date of Patent: May 18, 2010Assignee: 3Plus1 Technology, IncInventors: Amit Ramchandran, John Reid Hauser, Jr.
-
Publication number: 20090327541Abstract: The present invention includes an adaptable high-performance node (RXN) with several features that enable it to provide high performance along with adaptability. A preferred embodiment of the RXN includes a run-time configurable data path and control path. The RXN supports multi-precision arithmetic including 8, 16, 24, and 32 bit codes. Data flow can be reconfigured to minimize register accesses for different operations. For example, multiply-accumulate operations can be performed with minimal, or no, register stores by reconfiguration of the data path. Predetermined kernels can be configured during a setup phase so that the RXN can efficiently execute, e.g., Discrete Cosine Transform (DCT), Fast-Fourier Transform (FFT) and other operations. Other features are provided.Type: ApplicationFiled: September 10, 2009Publication date: December 31, 2009Applicant: QST HOLDINGS, LLCInventor: Amit RAMCHANDRAN
-
Patent number: 7606943Abstract: The present invention includes a adaptable high-performance node (RXN) with several features that enable it to provide high performance along with adaptability. A preferred embodiment of the RXN includes a run-time configurable data path and control path. The RXN supports multi-precision arithmetic including 8, 16, 24, and 32 bit codes. Data flow can be reconfigured to minimize register accesses for different operations. For example, multiply-accumulate operations can be performed with minimal, or no, register stores by reconfiguration of the data path. Predetermined kernels can be configured during a setup phase so that the RXN can efficiently execute, e.g., discrete cosine transform (DCT), fast-Fourier transform (FFT) and other operations. Other features are provided.Type: GrantFiled: May 3, 2007Date of Patent: October 20, 2009Assignee: QST Holdings, LLCInventor: Amit Ramchandran
-
Patent number: 7568086Abstract: A method for compressing a set of instructions in an adaptive computing machine includes identifying frequently executed instructions, inserting an explicit caching instruction associating the identified instructions with an index value in the set of instructions before the identified instructions and replacing at least one instance of the frequently executed instructions subsequent to the explicit caching instruction with a compressed instruction referencing the index value. One or more instructions can be identified for compression, including groups of consecutive or non-consecutive instructions. The explicit caching instruction directs a node in an adaptive computing machine to store instructions in an instruction storage unit in association with an index value. Instructions stored in the storage unit are retrievable with reference to the index value.Type: GrantFiled: March 7, 2007Date of Patent: July 28, 2009Assignee: NVIDIA CorporationInventor: Amit Ramchandran