Patents by Inventor Anamul Hoque

Anamul Hoque has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).

  • Patent number: 11329650
    Abstract: An apparatus can include tracking circuitry coupled to a current source and configured to generate a reference voltage signal based on a reference current signal from the current source. The apparatus can include voltage regulator circuitry coupled to the tracking circuitry and configured to generate a voltage supply signal based on the reference voltage signal. The apparatus can further include amplifier circuitry configured to amplify an input signal based on the voltage supply signal. The reference voltage signal can track process and temperature variations associated with at least one field effect transistor within the tracking circuitry. The voltage regulator circuitry can be configured to operate with a closed loop gain higher than 1. The tracking circuitry includes a first transistor connected in parallel with a second transistor, the first and second transistors having a complimentary type with each other (e.g., NMOS and PMOS transistors).
    Type: Grant
    Filed: March 29, 2018
    Date of Patent: May 10, 2022
    Assignee: Intel Corporation
    Inventors: John J. Parkes, Jr., Anamul Hoque
  • Publication number: 20210044459
    Abstract: A radio communication device includes a device substrate. A transmitter circuit is coupled to the device substrate to transmit a radio frequency signal to an antenna. The radio communication device also includes a receiver circuit coupled to the device substrate, where the receiver circuit includes an oscillator circuit to generate a baseband signal from a received radio frequency signal. The radio communication device further includes a feedback circuit coupled to the antenna and to the receiver circuit, where the feedback circuit couples a portion of the transmitted radio frequency signal to the oscillator circuit using a transmission line.
    Type: Application
    Filed: March 30, 2018
    Publication date: February 11, 2021
    Applicant: Apple Inc.
    Inventors: Andrew RACLAW, Anamul HOQUE, David NEWMAN, Stephen RECTOR
  • Publication number: 20200336144
    Abstract: An apparatus can include tracking circuitry coupled to a current source and configured to generate a reference voltage signal based on a reference current signal from the current source. The apparatus can include voltage regulator circuitry coupled to the tracking circuitry and configured to generate a voltage supply signal based on the reference voltage signal. The apparatus can further include amplifier circuitry configured to amplify an input signal based on the voltage supply signal. The reference voltage signal can track process and temperature variations associated with at least one field effect transistor within the tracking circuitry. The voltage regulator circuitry can be configured to operate with a closed loop gain higher than 1. The tracking circuitry includes a first transistor connected in parallel with a second transistor, the first and second transistors having a complimentary type with each other (e.g., NMOS and PMOS transistors).
    Type: Application
    Filed: March 29, 2018
    Publication date: October 22, 2020
    Inventors: John J. Parkes, JR., Anamul Hoque
  • Patent number: 9105276
    Abstract: Aspects of the disclosure pertain to a system and method for providing controllable steady state current waveshaping in a preamplifier of a data storage system (e.g., hard disk drive). The preamplifier provides an output including a write current waveform having a steady state current level that is controllable via the write block circuitry of the preamplifier. This enhances the ability of the waveform to promote improved on-track and off-track write performance.
    Type: Grant
    Filed: February 20, 2013
    Date of Patent: August 11, 2015
    Assignee: AVAGO TECHNOLOGIES GENERAL IP (SINGAPORE) PTE. LTD.
    Inventors: Boris Livshitz, Anamul Hoque, Jason Goldberg
  • Patent number: 8873188
    Abstract: A hard disk drive or other storage device comprises a storage medium, a write head configured to write data to the storage medium, and control circuitry coupled to the write head. The control circuitry comprises degauss circuitry coupled to or otherwise associated with one or more write drivers. The degauss circuitry is configured to generate an asymmetric degauss signal to be applied to the write head. The asymmetric degauss signal has a waveform with upper and lower decay envelopes that are asymmetric about a specified degauss current level, such as a substantially zero current level.
    Type: Grant
    Filed: April 30, 2013
    Date of Patent: October 28, 2014
    Assignee: LSI Corporation
    Inventors: Boris Livshitz, Paul Mazur, Anamul Hoque, Jason S. Goldberg
  • Publication number: 20140226233
    Abstract: A hard disk drive or other storage device comprises a storage medium, a write head configured to write data to the storage medium, and control circuitry coupled to the write head. The control circuitry comprises a write driver configured to generate a write signal comprising a write pulse, and reflection compensation circuitry coupled to or otherwise associated with the write driver and configured to provide one or more reflection compensation pulses in the write pulse.
    Type: Application
    Filed: February 8, 2013
    Publication date: August 14, 2014
    Applicant: LSI Corporation
    Inventors: Boris Livshitz, Anamul Hoque, Cameron C. Rabe, Jeffrey A. Gleason
  • Publication number: 20140226234
    Abstract: Aspects of the disclosure pertain to a system and method for providing controllable steady state current waveshaping in a preamplifier of a data storage system (e.g., hard disk drive). The preamplifier provides an output including a write current waveform having a steady state current level that is controllable via the write block circuitry of the preamplifier. This enhances the ability of the waveform to promote improved on-track and off-track write performance.
    Type: Application
    Filed: February 20, 2013
    Publication date: August 14, 2014
    Applicant: LSI Corporation
    Inventors: Boris Livshitz, Anamul Hoque, Jason Goldberg
  • Patent number: 8773817
    Abstract: A hard disk drive or other disk-based storage device comprises a storage disk, a write head configured to write data to the disk, and control circuitry coupled to the write head. The control circuitry comprises a write driver and degauss circuitry associated with the write driver. The degauss circuitry is configured to generate a chirped degauss signal to be applied to the write head by the write driver. The degauss circuitry comprises a ramp generator configured to generate a ramp signal for controlling a frequency of at least a portion of a waveform of the chirped degauss signal. The ramp signal generated by the ramp generator may comprise a current ramp that is applied to a control input of a current controlled oscillator of the degauss circuitry.
    Type: Grant
    Filed: July 24, 2012
    Date of Patent: July 8, 2014
    Assignee: LSI Corporation
    Inventors: Paul Mazur, Robert A. Norman, Jeffrey A. Gleason, Anamul Hoque
  • Patent number: 8737006
    Abstract: A hard disk drive or other disk-based storage device comprises a storage disk, a write head configured to write data to the disk, and control circuitry coupled to the write head. The control circuitry comprises a write driver and degauss circuitry associated with the write driver. The degauss circuitry is configured to generate a degauss signal to be applied to the write head by the write driver. The degauss signal has a waveform comprising a plurality of decay segments including at least one alternating current decay segment and at least one direct current decay segment. An initial decay segment of the plurality of decay segments may comprise an alternating current decay segment or a direct current decay segment, and may be immediately followed by a decay segment of the opposite type.
    Type: Grant
    Filed: September 7, 2012
    Date of Patent: May 27, 2014
    Assignee: LSI Corporation
    Inventors: Boris Livshitz, Paul Mazur, Anamul Hoque
  • Patent number: 8705196
    Abstract: A hard disk drive or other disk-based storage device comprises a storage disk, a write head configured to write data to the disk, and control circuitry coupled to the write head. The control circuitry comprises a write driver and degauss circuitry associated with the write driver. The degauss circuitry is configured to control a degauss signal waveform to be applied to the write head by the write driver, and comprises separate amplitude envelope control mechanisms for steady state and overshoot portions of the degauss signal waveform. The separate amplitude envelope control mechanisms may comprise, for example, separate steady state and overshoot controllers for controlling the amplitude envelope decay rates of the respective steady state and overshoot portions of the degauss signal waveform over the plurality of pulses.
    Type: Grant
    Filed: April 16, 2012
    Date of Patent: April 22, 2014
    Assignee: LSI Corporation
    Inventors: Boris Livshitz, Anamul Hoque, Jason S. Goldberg
  • Patent number: 8687302
    Abstract: Interface circuitry of a storage device or other type of processing device comprises at least one data path, and an adaptive power supply configured to provide a variable supply voltage to the data path. The adaptive power supply comprises a reference voltage circuit having a plurality of field effect transistors collectively configured to provide a variable reference voltage, with different ones of the field effect transistors being biased into different operating regions. For example, a first subset of the field effect transistors may each be biased into a linear region such that the variable reference voltage tracks variations in on-resistance of one or more corresponding field effect transistors of the data path, and a second subset of the field effect transistors may each be biased into a saturation region such that the variable reference voltage tracks variations in threshold voltage of the corresponding field effect transistors of the data path.
    Type: Grant
    Filed: February 7, 2012
    Date of Patent: April 1, 2014
    Assignee: LSI Corporation
    Inventors: Anamul Hoque, Cameron C. Rabe
  • Publication number: 20140071561
    Abstract: A hard disk drive or other disk-based storage device comprises a storage disk, a write head configured to write data to the disk, and control circuitry coupled to the write head. The control circuitry comprises a write driver and degauss circuitry associated with the write driver. The degauss circuitry is configured to generate a degauss signal to be applied to the write head by the write driver. The degauss signal has a waveform comprising a plurality of decay segments including at least one alternating current decay segment and at least one direct current decay segment. An initial decay segment of the plurality of decay segments may comprise an alternating current decay segment or a direct current decay segment, and may be immediately followed by a decay segment of the opposite type.
    Type: Application
    Filed: September 7, 2012
    Publication date: March 13, 2014
    Applicant: LSI Corporation
    Inventors: Boris Livshitz, Paul Mazur, Anamul Hoque
  • Publication number: 20140029138
    Abstract: A hard disk drive or other disk-based storage device comprises a storage disk, a write head configured to write data to the disk, and control circuitry coupled to the write head. The control circuitry comprises a write driver and degauss circuitry associated with the write driver. The degauss circuitry is configured to generate a chirped degauss signal to be applied to the write head by the write driver. The degauss circuitry comprises a ramp generator configured to generate a ramp signal for controlling a frequency of at least a portion of a waveform of the chirped degauss signal. The ramp signal generated by the ramp generator may comprise a current ramp that is applied to a control input of a current controlled oscillator of the degauss circuitry.
    Type: Application
    Filed: July 24, 2012
    Publication date: January 30, 2014
    Applicant: LSI Corporation
    Inventors: Paul Mazur, Robert A. Norman, Jeffrey A. Gleason, Anamul Hoque
  • Publication number: 20130271867
    Abstract: A hard disk drive or other disk-based storage device comprises a storage disk, a write head configured to write data to the disk, and control circuitry coupled to the write head. The control circuitry comprises a write driver and degauss circuitry associated with the write driver. The degauss circuitry is configured to control a degauss signal waveform to be applied to the write head by the write driver, and comprises separate amplitude envelope control mechanisms for steady state and overshoot portions of the degauss signal waveform. The separate amplitude envelope control mechanisms may comprise, for example, separate steady state and overshoot controllers for controlling the amplitude envelope decay rates of the respective steady state and overshoot portions of the degauss signal waveform over the plurality of pulses.
    Type: Application
    Filed: April 16, 2012
    Publication date: October 17, 2013
    Applicant: LSI Corporation
    Inventors: Boris Livshitz, Anamul Hoque, Jason S. Goldberg
  • Publication number: 20130201578
    Abstract: Interface circuitry of a storage device or other type of processing device comprises at least one data path, and an adaptive power supply configured to provide a variable supply voltage to the data path. The adaptive power supply comprises a reference voltage circuit having a plurality of field effect transistors collectively configured to provide a variable reference voltage, with different ones of the field effect transistors being biased into different operating regions. For example, a first subset of the field effect transistors may each be biased into a linear region such that the variable reference voltage tracks variations in on-resistance of one or more corresponding field effect transistors of the data path, and a second subset of the field effect transistors may each be biased into a saturation region such that the variable reference voltage tracks variations in threshold voltage of the corresponding field effect transistors of the data path.
    Type: Application
    Filed: February 7, 2012
    Publication date: August 8, 2013
    Applicant: LSI Corporation
    Inventors: Anamul Hoque, Cameron C. Rabe
  • Patent number: 7969677
    Abstract: Electronic circuitry and methods are disclosed for monitoring a portion of a write driver, for example, a steady state value of a write driver of a hard disk drive preamplifier. Based on a result of the monitoring, a condition, such as a fault, can be detected in the write driver. For example, apparatus for monitoring a write driver of a disk drive system comprises a comparator circuit coupled to an output of the write driver and configured to compare a value present at the output of the write driver with a reference value such that at least one condition associated with the write driver is detectable as a result of the comparison of the write driver output value and the reference value.
    Type: Grant
    Filed: March 23, 2009
    Date of Patent: June 28, 2011
    Assignee: LSI Corporation
    Inventors: Jeffrey A. Gleason, Anamul Hoque, David W. Kelly
  • Patent number: 7928765
    Abstract: Electronic circuitry and techniques are disclosed for controlling one or more timing parameters associated with a circuit that converts a signal of a first type to a signal of a second type. For example, the converter circuit may convert a differential digital logic signal, such as a current mode logic (CML) signal, to a complementary metal oxide semiconductor (CMOS) signal. For example, apparatus for converting a first type of signal to a second type of signal comprises the following circuitry. First circuitry is configured for generating a first pair of CMOS signals in response to a differential digital logic signal, the first pair of CMOS signals comprising a first CMOS signal having a first polarity and a second CMOS signal having a second polarity.
    Type: Grant
    Filed: March 30, 2009
    Date of Patent: April 19, 2011
    Assignee: LSI Corporation
    Inventors: Anamul Hoque, Cameron C. Rabe
  • Publication number: 20100244899
    Abstract: Electronic circuitry and techniques are disclosed for controlling one or more timing parameters associated with a circuit that converts a signal of a first type to a signal of a second type. For example, the converter circuit may convert a differential digital logic signal, such as a current mode logic (CML) signal, to a complementary metal oxide semiconductor (CMOS) signal. For example, apparatus for converting a first type of signal to a second type of signal comprises the following circuitry. First circuitry is configured for generating a first pair of CMOS signals in response to a differential digital logic signal, the first pair of CMOS signals comprising a first CMOS signal having a first polarity and a second CMOS signal having a second polarity.
    Type: Application
    Filed: March 30, 2009
    Publication date: September 30, 2010
    Inventors: Anamul Hoque, Cameron C. Rabe
  • Publication number: 20100238575
    Abstract: Electronic circuitry and methods are disclosed for monitoring a portion of a write driver, for example, a steady state value of a write driver of a hard disk drive preamplifier. Based on a result of the monitoring, a condition, such as a fault, can be detected in the write driver. For example, apparatus for monitoring a write driver of a disk drive system comprises a comparator circuit coupled to an output of the write driver and configured to compare a value present at the output of the write driver with a reference value such that at least one condition associated with the write driver is detectable as a result of the comparison of the write driver output value and the reference value.
    Type: Application
    Filed: March 23, 2009
    Publication date: September 23, 2010
    Inventors: Jeffrey A. Gleason, Anamul Hoque, David W. Kelly