Patents by Inventor Anatoliy V. Tsyrganovich
Anatoliy V. Tsyrganovich has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 7414553Abstract: A microcontroller has an integrating analog-to-digital converter (IADC) with an in-situ autocalibrating functionality. On-chip autocalibrating circuitry supplies a first predetermined analog input voltage to the IADC and obtains a first data value from the IADC. The autocalibrating circuitry supplies a second predetermined analog input voltage to the IADC and obtains a second data value. The first and second data values are used to calibrate the IADC such that if the first input voltage is later supplied to the IADC, then the IADC will output a first predetermined desired digital output value and such that if the second input voltage is later supplied to the IADC, then the IADC will output a second predetermined desired digital output value. The first and second analog input voltages are generated on-chip so the calibration is performed automatically without having to supply external calibrating signals to the microcontroller. Other related methods and circuitry is disclosed.Type: GrantFiled: November 17, 2006Date of Patent: August 19, 2008Assignee: ZiLOG, Inc.Inventor: Anatoliy V. Tsyrganovich
-
Patent number: 7414554Abstract: Linearity correction is performed by determining whether a data output value (DOUT) from an analog-to-digital converter (ADC) is in a first subrange or a second subrange. If DOUT is in the first subrange, then DOUT is scaled by a first scaling correction factor (SCF1), and the result is adjusted by a first best fit adjustment value (BFAV1). If DOUT is in the second subrange, then DOUT is scaled by a second scaling correction factor (SCF2), and the result is adjusted by a second best fit adjustment value (BFAV2). The data output range of an ADC can be processed in many ranges of such subranges. Techniques are set forth for determining SCF1, SCF2, BFAV1 and BFAV2. Employing the linearity correction method allows a low-cost microcontroller having an ADC to perform adequate linearity correction on the ADC output data without having to store an INL lookup table.Type: GrantFiled: August 29, 2006Date of Patent: August 19, 2008Assignee: ZiLOG, Inc.Inventor: Anatoliy V. Tsyrganovich
-
Patent number: 7379831Abstract: An analog-to-digital converter (ADC) exhibiting an uncorrected non-linear transfer function receives measured analog voltage amplitudes and outputs uncorrected digital values. A calibration circuit receives each uncorrected digital value and outputs a corrected digital value. The measured analog voltage amplitudes received by the ADC and the corresponding corrected digital values output by the calibration circuit define points approximating an ideal linear transfer function of the ADC. The calibration circuit performs piecewise-linear approximation of the uncorrected transfer function and associates each uncorrected digital value with one of N linear segments that join at inflection points on the uncorrected transfer function. The inflection points are determined using the second derivative of the uncorrected transfer function. The calibration circuit calculates each corrected digital value using no more than 2N+2 stored calibration coefficients.Type: GrantFiled: June 20, 2006Date of Patent: May 27, 2008Assignee: ZiLOG, Inc.Inventor: Anatoliy V. Tsyrganovich
-
Patent number: 7362255Abstract: An integrated circuit includes an analog-to-digital (ADC) portion and a processor portion. The processor portion generates high frequency noise. The ADC portion includes chopper switches, an ADC, a first low-pass filter (LPF), an inverter, and a second LPF. An analog sensor signal is chopped by the chopper switches at a chopping frequency below the processor noise frequency. The ADC performs conversions a rate higher than the chopper frequency such that multiple first conversions are performed when the chopper switches are in a first configuration and multiple second conversions are performed when the chopper switches are in a second configuration. The first LPF attenuates the high frequency noise, converts the first conversions into first information, and converts the second conversions into second information. The inverter inverts the second information. The second LPF attenuates transposed 1/F noise and converts the first information and the inverted second information into ADC output values.Type: GrantFiled: March 18, 2006Date of Patent: April 22, 2008Assignee: ZiLOG, Inc.Inventor: Anatoliy V. Tsyrganovich
-
Patent number: 7170239Abstract: The present disclosure describes a technique for reducing east-west geometry mismatch between the top and bottom of a raster display. This is accomplished by generating a horizontal correction signal that does not have any discontinuities. Since there are no discontinuities in the horizontal correction signal, the horizontal deflection current signal will not be distorted. As a result, there will be no east-west geometry mismatch between the top and bottom of the raster display.Type: GrantFiled: June 23, 2004Date of Patent: January 30, 2007Assignee: Zilog, Inc.Inventor: Anatoliy V. Tsyrganovich
-
Patent number: 7152010Abstract: A self-calibrating sigma-delta converter (SCADC) functions in a calibration mode and in an operational mode. In the calibration mode, a test circuit of the SCADC generates test signals that are periodic rectangular voltage waveforms. Each test signal has a dc component with a precise voltage amplitude, as well as harmonic components. A low-pass filter of a sigma-delta converter (SDC) within the SCADC filters out the harmonic components. A digital calibration processing circuit within the SCADC uses the precise voltage amplitudes to generate digital correction factors that compensate for dc offset error, gain error and INL error of the SDC. In the operational mode, the SDC receives an analog operational signal and outputs an operational digital data stream. The digital calibration processing circuit uses the correction factors to compensate for dc offset error, gain error and INL error in the operational digital data stream and outputs a corrected digital data stream.Type: GrantFiled: March 23, 2005Date of Patent: December 19, 2006Assignee: ZiLOG, Inc.Inventor: Anatoliy V. Tsyrganovich
-
Patent number: 7139037Abstract: A filter circuit is provided which has a filtered input and an unfiltered input. The filtered input passes through delay elements to coefficient circuitry. The unfiltered input passes to the coefficient circuitry without passing through the delay elements. In this manner, an unfiltered offset can be added to the filtered output. This filter is especially useful when the filtered value is in phase representation form; for example, when the filter value is a hue value encoded as a phase.Type: GrantFiled: September 29, 1997Date of Patent: November 21, 2006Assignee: ZiLOG, Inc.Inventor: Anatoliy V. Tsyrganovich
-
Patent number: 7091795Abstract: A frequency locked loop in a microcontroller integrated circuit has a precision digital feedback control loop. The frequency locked loop performs a clock multiplication function such that an inexpensive and low frequency external crystal is usable both to clock a processor of the microcontroller with a higher frequency and low-jitter clock signal and to clock a real time clock of the microcontroller with a low frequency time base that is a power of two multiple of one hertz. In one embodiment, the digital feedback control loop includes a ramp generator, a digital filter, and a loop divider. The ramp generator is controlled to output steeper and steeper ramps as the frequency locking process proceeds toward frequency lock. Ramp slope dithering is used to increase resolution. A preset value that presets the loop divider is changed to adjust the phase of a feedback signal with respect to a reference input signal.Type: GrantFiled: December 16, 2005Date of Patent: August 15, 2006Assignee: ZiLOG, Inc.Inventor: Anatoliy V. Tsyrganovich
-
Patent number: 7085663Abstract: An analog-to-digital converter (ADC) exhibiting an uncorrected non-linear transfer function receives measured analog voltage amplitudes and outputs uncorrected digital values. A calibration circuit receives each uncorrected digital value and outputs a corrected digital value. The measured analog voltage amplitudes received by the ADC and the corresponding corrected digital values output by the calibration circuit define points approximating an ideal linear transfer function of the ADC. The calibration circuit performs piecewise-linear approximation of the uncorrected transfer function and associates each uncorrected digital value with the applicable linear segment that passes through a segment endpoint on the uncorrected transfer function. The calibration circuit calculates each corrected digital value using calibration coefficients associated with the applicable linear segment, such as the slope of the linear segment.Type: GrantFiled: November 4, 2005Date of Patent: August 1, 2006Assignee: ZiLOG, Inc.Inventor: Anatoliy V. Tsyrganovich
-
Patent number: 7068197Abstract: An improved sigma-delta converter includes a post converter filter portion that receives digital data streams. The post converter filter portion is programmable to receive digital data streams of varying bit widths. The data streams have digital amplitudes and contain quantization noise. Quantization noise is larger for digital amplitudes in a second larger-amplitude range than in a first smaller-amplitude range. The post converter filter has a higher cut-off frequency when the digital amplitude is in the first amplitude range and a lower cut-off frequency when the digital amplitude is in the second amplitude range. The post converter filter therefore filters out a portion of the larger quantization noise when the digital amplitude is larger. Quanitization noise is reduced without limiting the input signal voltage range that can be digitized.Type: GrantFiled: April 9, 2004Date of Patent: June 27, 2006Assignee: ZiLOG, Inc.Inventor: Anatoliy V. Tsyrganovich
-
Patent number: 7002415Abstract: A frequency locked loop in a microcontroller integrated circuit has a precision digital feedback control loop. The frequency locked loop performs a clock multiplication function such that an inexpensive and low frequency external crystal is usable to both clock a processor of the microcontroller with a higher frequency and low-jitter clock signal and to clock a real time clock of the microcontroller with a low frequency time base that is a power of two multiple of one hertz. In one embodiment, the digital feedback control loop includes a ramp generator, a digital filter, and a loop divider. The ramp generator is controlled to output steeper and steeper ramps as the frequency locking process proceeds toward frequency lock. A preset value that presets the loop divider is changed to adjust the phase of a feedback signal with respect to a reference input signal.Type: GrantFiled: October 21, 2003Date of Patent: February 21, 2006Assignee: ZiLOG, Inc.Inventor: Anatoliy V. Tsyrganovich
-
Patent number: 6993441Abstract: An analog-to-digital converter (ADC) exhibiting an uncorrected non-linear transfer function receives measured analog voltage amplitudes and outputs uncorrected digital values. A calibration circuit receives each uncorrected digital value and outputs a corrected digital value. The measured analog voltage amplitudes received by the ADC and the corresponding corrected digital values output by the calibration circuit define points approximating an ideal linear transfer function of the ADC. The calibration circuit performs piecewise-linear approximation of the uncorrected transfer function and associates each uncorrected digital value with the applicable linear segment that passes through a segment endpoint on the uncorrected transfer function. The calibration circuit calculates each corrected digital value using calibration coefficients associated with the applicable linear segment, such as the slope of the linear segment.Type: GrantFiled: May 12, 2004Date of Patent: January 31, 2006Assignee: ZiLOG, Inc.Inventor: Anatoliy V. Tsyrganovich
-
Patent number: 6907374Abstract: A self-calibrating sigma-delta converter (SCADC) functions in a calibration mode and in an operational mode. In the calibration mode, a test circuit of the SCADC generates test signals that are periodic rectangular voltage waveforms. Each test signal has a dc component with a precise voltage amplitude, as well as harmonic components. A low-pass filter of a sigma-delta converter (SDC) within the SCADC filters out the harmonic components. A digital calibration processing circuit within the SCADC uses the precise voltage amplitudes to generate digital correction factors that compensate for dc offset error, gain error and INL error of the SDC. In the operational mode, the SDC receives an analog operational signal and outputs an operational digital data stream. The digital calibration processing circuit uses the correction factors to compensate for dc offset error, gain error and INL error in the operational digital data stream and outputs a corrected digital data stream.Type: GrantFiled: March 19, 2003Date of Patent: June 14, 2005Assignee: ZiLOG, Inc.Inventor: Anatoliy V. Tsyrganovich
-
Patent number: 6839010Abstract: An improved sigma-delta converter includes a post converter filter that receives a digital data stream. The data stream has a digital amplitude and contains quantization noise. Quantization noise is larger for digital amplitudes in a second larger-amplitude range than in a first smaller-amplitude range. The post converter filter has a higher cut-off frequency when the digital amplitude is in the first amplitude range and a lower cut-off frequency when the digital amplitude is in the second amplitude range. The post converter filter therefore filters out a portion of the larger quantization noise when the digital amplitude is larger. Quanitization noise is reduced without limiting the input signal voltage range that can be digitized.Type: GrantFiled: December 27, 2002Date of Patent: January 4, 2005Assignee: ZiLOG, Inc.Inventor: Anatoliy V. Tsyrganovich
-
Publication number: 20040212326Abstract: The present disclosure describes a technique for reducing east-west geometry mismatch between the top and bottom of a raster display. This is accomplished by generating a horizontal correction signal that does not have any discontinuities. Since there are no discontinuities in the horizontal correction signal, the horizontal deflection current signal will not be distorted. As a result, there will be no east-west geometry mismatch between the top and bottom of the raster display.Type: ApplicationFiled: April 5, 2004Publication date: October 28, 2004Inventor: Anatoliy V. Tsyrganovich
-
Publication number: 20040090277Abstract: A frequency locked loop in a microcontroller integrated circuit has a precision digital feedback control loop. The frequency locked loop performs a clock multiplication function such that an inexpensive and low frequency external crystal is usable to both clock a processor of the microcontroller with a higher frequency and low-jitter clock signal and to clock a real time clock of the microcontroller with a low frequency time base that is a power of two multiple of one hertz. In one embodiment, the digital feedback control loop includes a ramp generator, a digital filter, and a loop divider. The ramp generator is controlled to output steeper and steeper ramps as the frequency locking process proceeds toward frequency lock. A preset value that presets the loop divider is changed to adjust the phase of a feedback signal with respect to a reference input signal.Type: ApplicationFiled: October 21, 2003Publication date: May 13, 2004Applicant: ZiLOG, Inc.Inventor: Anatoliy V. Tsyrganovich
-
Patent number: 6717377Abstract: The present disclosure describes a technique for reducing east-west geometry mismatch between the top and bottom of a raster display. This is accomplished by generating a horizontal correction signal that does not have any discontinuities. Since there are no discontinuities in the horizontal correction signal, the horizontal deflection current signal will not be distorted. As a result, there will be no east-west geometry mismatch between the top and bottom of the raster display.Type: GrantFiled: October 31, 2001Date of Patent: April 6, 2004Assignee: ZiLOG, Inc.Inventor: Anatoliy V. Tsyrganovich
-
Patent number: 6674253Abstract: A video signal is split into a first signal and a second signal. The first signal includes low amplitude/high frequency components of the video signal, which can be properly amplified by a video amplifier. The second signal includes high amplitude/high frequency components of the video signal, which cannot be properly amplified by the video amplifier. The first signal is combined with the video signal, amplified by the video amplifier, and used to modulate the intensity of an electron beam. The second signal is amplified by a scan velocity modulation amplifier and used to modulate the horizontal scan velocity of the electron beam.Type: GrantFiled: January 3, 2002Date of Patent: January 6, 2004Assignee: Zilog, Inc.Inventor: Anatoliy V. Tsyrganovich
-
Patent number: 6636122Abstract: A filter using analog to digital conversion, digital filtering and oversampling noise reshaping is disclosed. Application of such a filter to a frequency locked oscillator is disclosed. Application of such a filter to an oscillator having a capability to synchronize with an external stimulus is disclosed.Type: GrantFiled: October 9, 2001Date of Patent: October 21, 2003Assignee: Zilog, Inc.Inventor: Anatoliy V. Tsyrganovich
-
Publication number: 20030122509Abstract: The present disclosure describes an improved scan velocity modulation technique for a raster display system. A video signal is split into a first signal and a second signal. The first signal includes low amplitude/high frequency components of the video signal, which can be properly amplified by a video amplifier. The second signal includes high amplitude/high frequency components of the video signal, which cannot be properly amplified by the video amplifier. The first signal is combined with the video signal, amplified by the video amplifier, and used to modulate the intensity of an electron beam. The second signal is amplified by a scan velocity modulation amplifier and used to modulate the horizontal scan velocity of the electron beam.Type: ApplicationFiled: January 3, 2002Publication date: July 3, 2003Inventor: Anatoliy V. Tsyrganovich