Patents by Inventor Anders A. Johnson
Anders A. Johnson has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20230382200Abstract: A vehicle door assembly comprises an inner door panel, an outer door panel and a mirror assembly. The outer panel is fixed to the inner door panel, the outer door panel having an mounting opening. The mirror assembly is supported to an outer perimeter of the mounting opening of the outer door panel. The mirror assembly has a base bracket and a dampener. The dampener is disposed between the base bracket and at least a portion of the outer perimeter mounting opening of the outer door panel such that the base bracket and the outer door panel are spaced with respect to each other by the dampener.Type: ApplicationFiled: May 31, 2022Publication date: November 30, 2023Inventors: Thomas CHO, James STEPKE, Jonathan ZISCHKE, David SNYDER, Ronald B. MORROW, JR., Anders JOHNSON
-
Publication number: 20230267403Abstract: A logistics service system (10) comprising at least one tube (14,16, 43) connecting at least one terminal (11, 12, 70), at least one carrier (17) configured to hold goods (48) to be handled in the logistics service system (10), at least one switching device (51) arranged to connect at least two of said tubes (14, 16, 43), and configured to redirect said carrier (17) from one of said tubes into another of said tubes, at least one means for propulsion (15) of the at least one carrier (17) in said tube (14, 16, 43), at least one control unit (29, 50), and wherein all above being configured to produce logistics services that includes both storing and transport functions.Type: ApplicationFiled: June 23, 2021Publication date: August 24, 2023Applicant: Omniloop ABInventors: Sten WANDEL, Fredrik Eng LARSSON, Andreas WELLS, Sofia OHNELL, Anders JOHNSON
-
Patent number: 7715328Abstract: A method of mirroring data to a mirrored to port in a plurality of switches. The method has the steps of determining if data was sent to all of said plurality of switches; determining if said data was sent to a mirrored to port (MTP); and resending said data to all of said plurality of switches if mirroring is enabled and said data was not sent to said MTP.Type: GrantFiled: November 2, 2004Date of Patent: May 11, 2010Assignee: Broadcom CorporationInventors: Shekhar Ambe, Anders Johnson, Mohan Kalkunte
-
Patent number: 7634665Abstract: An apparatus and method for enabling functionality of a component, wherein the apparatus includes a random number generating module for generating a random number, and a hash function module in communication with the random number generating module. A host is provided in communication with the random number generating module, and at least one memory in communication with the host is included. An encryption module in communication with the at least one memory is provided, and a comparing device in communication with the encryption module and the hash function module is included. The comparing device of the apparatus compares a first bit string to a second bit string to generate a function enable output for the component.Type: GrantFiled: October 11, 2006Date of Patent: December 15, 2009Assignee: Broadcom CorporationInventor: Anders Johnson
-
Publication number: 20080040617Abstract: An apparatus and method for enabling functionality of a component, wherein the apparatus includes a random number generating module for generating a random number, and a hash function module in communication with the random number generating module. A host is provided in communication with the random number generating module, and at least one memory in communication with the host is included. An encryption module in communication with the at least one memory is provided, and a comparing device in communication with the encryption module and the hash function module is included. The comparing device of the apparatus compares a first bit string to a second bit string to generate a function enable output for the component.Type: ApplicationFiled: October 11, 2006Publication date: February 14, 2008Inventor: Anders Johnson
-
Patent number: 7143294Abstract: An apparatus and method for enabling functionality of a component, wherein the apparatus includes a random number generating module for generating a random number, and a hash function module in communication with the random number generating module. A host is provided in communication with the random number generating module, and at least one memory in communication with the host is included. An encryption module in communication with the at least one memory is provided, and a comparing device in communication with the encryption module and the hash function module is included. The comparing device of the apparatus compares a first bit string to a second bit string to generate a function enable output for the component.Type: GrantFiled: October 11, 2000Date of Patent: November 28, 2006Assignee: Broadcom CorporationInventor: Anders Johnson
-
Patent number: 7131001Abstract: An apparatus and for enabling functionality of a component, wherein the apparatus includes an identification module having an identification number stored therein, and a hash function module in communication with the identification module. A host is provided and is in communication with the identification module, and a guess register in communication with the host is provided. An encryption module is provided and is in communication with the guess register, and a public key module in communication with the encryption module is provided, wherein the public key module has a public key stored therein. A comparator in communication with the encryption module and the hash function module is provided, such that the comparator may compare a first bit string to a second bit string to generate a function enable output for the component.Type: GrantFiled: October 11, 2000Date of Patent: October 31, 2006Assignee: Broadcom CorporationInventor: Anders Johnson
-
Publication number: 20050108510Abstract: A register file backup system for use with a computer which processes instructions to generate results which thereby change the visual state of the computer. The computer has a register file with a plurality of addressable locations for storing data. The backup system is adapted to return the visual state of the computer to a previous state if an instruction generates an exception. The backup system utilizes less overhead so as to provide easier register file backup than a comparable software or hardware device. The backup system comprises first means for sequentially storing in program order, address information corresponding to destination locations in the register file where instruction results are to be stored.Type: ApplicationFiled: November 30, 2004Publication date: May 19, 2005Applicant: Seiko Epson CorporationInventor: Anders Johnson
-
Publication number: 20050074006Abstract: A method of mirroring data to a mirrored to port in a plurality of switches. The method has the steps of determining if data was sent to all of said plurality of switches; determining if said data was sent to a mirrored to port (MTP); and resending said data to all of said plurality of switches if mirroring is enabled and said data was not sent to said MTP.Type: ApplicationFiled: November 2, 2004Publication date: April 7, 2005Inventors: Shekhar Ambe, Anders Johnson, Mohan Kalkunte
-
Patent number: 6839349Abstract: A method of mirroring data to a mirrored to port in a plurality of switches. The method has the steps of determining if data was sent to all of said plurality of switches; determining if said data was sent to a mirrored to port (MTP); and resending said data to all of said plurality of switches if mirroring is enabled and said data was not sent to said MTP.Type: GrantFiled: December 7, 2000Date of Patent: January 4, 2005Assignee: Broadcom CorporationInventors: Shekhar Ambe, Anders Johnson, Mohan Kalkunte
-
Patent number: 6480954Abstract: A programmable logic device (PLD) comprises at least one configurable element, and a plurality of programmable logic elements for configuring the configurable element(s). Alternatively, a PLD comprises an interconnect structure and a plurality of programmable logic elements for configuring the interconnect structure. In either embodiment, at least one of the programmable logic elements includes N memory cells. A predetermined one of the N memory cells forms part of a memory slice, wherein at least a portion of each slice of the programmable logic device is allocated to either configuration data or user data memory. Typically, one memory slice provides one configuration of the programmable logic device. In accordance with one embodiment, a memory access port is coupled between at least one of the N memory cells and either one configurable element or the interconnect, thereby facilitating loading of new configuration data into other memory slices during the one configuration.Type: GrantFiled: June 6, 2001Date of Patent: November 12, 2002Assignee: Xilinx Inc.Inventors: Stephen M. Trimberger, Richard A. Carberry, Robert Anders Johnson, Jennifer Wong
-
Publication number: 20020054595Abstract: A method of mirroring data to a mirrored to port in a plurality of switches. The method has the steps of determining if data was sent to all of said plurality of switches; determining if said data was sent to a mirrored to port (MTP); and resending said data to all of said plurality of switches if mirroring is enabled and said data was not sent to said MTP.Type: ApplicationFiled: December 7, 2000Publication date: May 9, 2002Inventors: Shekhar Ambe, Anders Johnson, Mohan Kalkunte
-
Publication number: 20020010853Abstract: A programmable logic device (PLD) comprises at least one configurable element, and a plurality of programmable logic elements for configuring the configurable element(s). Alternatively, a PLD comprises an interconnect structure and a plurality of programmable logic elements for configuring the interconnect structure. In either embodiment, at least one of the programmable logic elements includes N memory cells. A predetermined one of the N memory cells forms part of a memory slice, wherein at least a portion of each slice of the programmable logic device is allocated to either configuration data or user data memory. Typically, one memory slice provides one configuration of the programmable logic device. In accordance with one embodiment, a memory access port is coupled between at least one of the N memory cells and either one configurable element or the interconnect, thereby facilitating loading of new configuration data into other memory slices during the one configuration.Type: ApplicationFiled: June 6, 2001Publication date: January 24, 2002Applicant: Xilinx, Inc.Inventors: Stephen M. Trimberger, Richard A. Carberry, Robert Anders Johnson, Jennifer Wong
-
Patent number: 6263430Abstract: A programmable logic device (PLD) comprises at least one configurable element, and a plurality of programmable logic elements for configuring the configurable element(s). Alternatively, a PLD comprises an interconnect structure and a plurality of programmable logic elements for configuring the interconnect structure. In either embodiment, at least one of the programmable logic elements includes N memory cells. A predetermined one of the N memory cells forms part of a memory slice, wherein at least a portion of each slice of the programmable logic device is allocated to either configuration data or user data memory. Typically, one memory slice provides one configuration of the programmable logic device. In accordance with one embodiment, a memory access port is coupled between at least one of the N memory cells and either one configurable element or the interconnect, thereby facilitating loading of new configuration data into other memory slices during the one configuration.Type: GrantFiled: July 29, 1999Date of Patent: July 17, 2001Assignee: Xilinx, Inc.Inventors: Stephen M. Trimberger, Richard A. Carberry, Robert Anders Johnson, Jennifer Wong
-
Patent number: 6150839Abstract: A field programmable gate array (FPGA) which includes first and second arrays of configurable logic blocks, and first and second configuration cache memories coupled to the first and second arrays of configurable logic blocks, respectively. The first configuration cache memory array can either store values for reconfiguring the first array of configurable logic blocks, or operate as a RAM. Similarly, the second configuration cache array can either store values for reconfiguring the second array of configurable logic blocks, or operate as a RAM. The first configuration cache memory array and the second configuration cache memory array are independently controlled, such that partial reconfiguration of the FPGA can be accomplished. In addition, the second configuration cache memory array can store values for reconfiguring the first (rather than the second) array of configurable logic blocks, thereby providing a second-level reconfiguration cache memory.Type: GrantFiled: February 16, 2000Date of Patent: November 21, 2000Assignee: Xilinx, Inc.Inventors: Bernard J. New, Robert Anders Johnson, Ralph Wittig, Sundarajarao Mohan
-
Patent number: 6091263Abstract: A field programmable gate array (FPGA) which includes first and second arrays of configurable logic blocks, and first and second configuration cache memories coupled to the first and second arrays of configurable logic blocks, respectively. The first configuration cache memory array can either store values for reconfiguring the first array of configurable logic blocks, or operate as a RAM. Similarly, the second configuration cache array can either store values for reconfiguring the second array of configurable logic blocks, or operate as a RAM. The first configuration cache memory array and the second configuration cache memory array are independently controlled, such that partial reconfiguration of the FPGA can be accomplished. In addition, the second configuration cache memory array can store values for reconfiguring the first (rather than the second) array of configurable logic blocks, thereby providing a second-level reconfiguration cache memory.Type: GrantFiled: December 12, 1997Date of Patent: July 18, 2000Assignee: Xilinx, Inc.Inventors: Bernard J. New, Robert Anders Johnson, Ralph Wittig, Sundararajarao Mohan
-
Patent number: 6078528Abstract: Dynamic latches for writing to a synchronous RAM are controlled by a clock signal and a delay circuit so that the dynamic latches will not stay in a latched state for more than a selected time interval regardless of the clock signal. One delay circuit limits the length of a write enable signal. Another delay circuit responds to the write enable signal and after a delay returns the address and data latches to their transparent states.Type: GrantFiled: June 23, 1999Date of Patent: June 20, 2000Assignee: Xilinx, Inc.Inventors: Robert Anders Johnson, Richard A. Carberry, Scott K. Roberts
-
Patent number: 5978260Abstract: A programmable logic device (PLD) comprises at least one configurable element, and a plurality of programmable logic elements for configuring the configurable element(s). Alternatively, a PLD comprises an interconnect structure and a plurality of programmable logic elements for configuring the interconnect structure. In either embodiment, at least one of the programmable logic elements includes N memory cells. A predetermined one of the N memory cells forms part of a memory slice, wherein at least a portion of each slice of the programmable logic device is allocated to either configuration data or user data memory. Typically, one memory slice provides one configuration of the programmable logic device. In accordance with one embodiment, a memory access port is coupled between at least one of the N memory cells and either one configurable element or the interconnect, thereby facilitating loading of new configuration data into other memory slices during the one configuration.Type: GrantFiled: July 20, 1998Date of Patent: November 2, 1999Assignee: Xilinx, Inc.Inventors: Stephen M. Trimberger, Richard A. Carberry, Robert Anders Johnson, Jennifer Wong
-
Patent number: 5959881Abstract: A programmable logic device (PLD) comprises at least one configurable element, and a plurality of programmable logic elements for configuring the configurable element(s). Alternatively, a PLD comprises an interconnect structure and a plurality of programmable logic elements for configuring the interconnect structure. In either embodiment, at least one of the programmable logic elements includes N memory cells. A predetermined one of the N memory cells forms part of a memory slice, wherein at least a portion of each slice of the programmable logic device is allocated to either configuration data or user data memory. Typically, one memory slice provides one configuration of the programmable logic device. In accordance with one embodiment, a memory access port is coupled between at least one of the N memory cells and either one configurable element or the interconnect, thereby facilitating loading of new configuration data into other memory slices during the one configuration.Type: GrantFiled: December 30, 1997Date of Patent: September 28, 1999Assignee: Xilinx, Inc.Inventors: Stephen M. Trimberger, Richard A. Carberry, Robert Anders Johnson, Jennifer Wong
-
Patent number: 5933369Abstract: Dynamic latches for writing to a synchronous RAM are controlled by a clock signal and a delay circuit so that the dynamic latches will not stay in a latched state for more than a selected time interval regardless of the clock signal. One delay circuit limits the length of a write enable signal. Another delay circuit responds to the write enable signal and after a delay returns the address and data latches to their transparent states.Type: GrantFiled: February 28, 1997Date of Patent: August 3, 1999Assignee: Xilinx, Inc.Inventors: Robert Anders Johnson, Richard A. Carberry, Scott K. Roberts