Patents by Inventor András Vince Horváth
András Vince Horváth has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 9698654Abstract: An apparatus for controlling a high-power drive device external to a package of a motor drive circuit includes a motor drive circuit. The motor drive circuit includes a driver to control the high-power drive device based on a first reference voltage, a second reference voltage, and a control signal based on a received control signal. A fault circuit generates a failure indicator based on a voltage across terminals of the high-power drive device. A fault condition is based on the failure indicator. A first terminal coupled to the driver charges a node of the high-power drive device over a first length of time in response to an absence of the fault condition and a first level of the control signal. A second terminal coupled to the driver discharges the node over a second length of time different from the first length of time.Type: GrantFiled: September 25, 2013Date of Patent: July 4, 2017Assignee: Silicon Laboratories Inc.Inventors: Paulo Santos, Tufan Karalar, Michael J. Mills, Ross Sabolcik, Rudye McGlothlin, Michael L. Duffy, András Vince Horvath
-
Patent number: 9599643Abstract: A technique includes using a comparator to indicate whether a magnitude of a monitored signal is within predetermined boundaries and controlling a threshold of the comparator based on a history of the indication.Type: GrantFiled: September 29, 2011Date of Patent: March 21, 2017Assignee: Silicon Laboratories Inc.Inventor: András Vince Horvath
-
Patent number: 9491394Abstract: In one embodiment, an internal buffer may be provided within an integrated circuit (IC) to convert a signal to an output current to be output via a pin of the IC, under control of a switch which can be controlled based on a configuration setting of the IC, and may selectively directly couple the signal to the pin when the IC is coupled to an external driver circuit.Type: GrantFiled: April 16, 2014Date of Patent: November 8, 2016Assignee: Silicon Laboratories Inc.Inventors: András Vince Horvath, Abdulkerim L. Coban, Pio Balmelli, Ramin Khoini-Poorfard, Alessandro Piovaccari
-
Patent number: 9143373Abstract: An analog signal is transported across an isolation channel using edge modulation/demodulation of a pulse width modulated (PWM) signal. An edge modulator is responsive to rising edges of the PWM signal to generate first pulses having a first predetermined pulse width and is responsive to receipt of falling edges of the PWM signal to generate second pulses having a second predetermined pulse width with the same polarity as the first pulses. On the opposite side of the isolation channel an edge demodulating circuit recreates the PWM signal using the first and second pulses. The rise and falling edges of the PWM signals can be distinguished based on the pulse width of the first and second pulses. A second order pulse width modulator may be used to generate the PWM signal.Type: GrantFiled: April 30, 2014Date of Patent: September 22, 2015Assignee: Silicon Laboratories Inc.Inventors: Jeffrey L. Sonntag, Douglas R. Frey, Michael J. Mills, András Vince Horvath, Anantha Nag Nemmani
-
Publication number: 20150085403Abstract: An apparatus for controlling a high-power drive device external to a package of a motor drive circuit includes a motor drive circuit. The motor drive circuit includes a driver to control the high-power drive device based on a first reference voltage, a second reference voltage, and a control signal based on a received control signal. A fault circuit generates a failure indicator based on a voltage across terminals of the high-power drive device. A fault condition is based on the failure indicator. A first terminal coupled to the driver charges a node of the high-power drive device over a first length of time in response to an absence of the fault condition and a first level of the control signal. A second terminal coupled to the driver discharges the node over a second length of time different from the first length of time.Type: ApplicationFiled: September 25, 2013Publication date: March 26, 2015Inventors: Paulo Santos, Tufan Karalar, Michael J. Mills, Ross Sabolcik, Rudye McGlothlin, Michael L. Duffy, András Vince Horvath
-
Publication number: 20150063434Abstract: An analog signal is transported across an isolation channel using edge modulation/demodulation of a pulse width modulated (PWM) signal. An edge modulator is responsive to rising edges of the PWM signal to generate first pulses having a first predetermined pulse width and is responsive to receipt of falling edges of the PWM signal to generate second pulses having a second predetermined pulse width with the same polarity as the first pulses. On the opposite side of the isolation channel an edge demodulating circuit recreates the PWM signal using the first and second pulses. The rise and falling edges of the PWM signals can be distinguished based on the pulse width of the first and second pulses. A second order pulse width modulator may be used to generate the PWM signal.Type: ApplicationFiled: April 30, 2014Publication date: March 5, 2015Applicant: Silicon Laboratories Inc.Inventors: Jeffrey L. Sonntag, Douglas R. Frey, Michael J. Mills, András Vince Horvath, Anantha Nag Nemmani
-
Patent number: 8912785Abstract: Techniques are disclosed relating to radio frequency (RF) power detection. In one embodiment, a power detection circuit includes a multiplier circuit configured to multiply a first voltage signal by a second voltage signal. The multiplier circuit receives the first voltage signal at gates of a first transistor pair and receives the second voltage signal at gates of second and third transistor pairs. In some embodiments, a drain of a first transistor in the first transistor pair is coupled to sources of the second transistor pair, and drain of a second transistor in the first transistor pair is coupled to sources of the third transistor pair. In some embodiments, the power detection circuit includes a comparison circuit that compares the first pair of currents and a second pair of currents associated with a threshold voltage signal.Type: GrantFiled: September 29, 2011Date of Patent: December 16, 2014Assignee: Silicon Laboratories Inc.Inventor: Andras Vince Horvath
-
Publication number: 20140226074Abstract: In one embodiment, an internal buffer may be provided within an integrated circuit (IC) to convert a signal to an output current to be output via a pin of the IC, under control of a switch which can be controlled based on a configuration setting of the IC, and may selectively directly couple the signal to the pin when the IC is coupled to an external driver circuit.Type: ApplicationFiled: April 16, 2014Publication date: August 14, 2014Applicant: SILICON LABORATORIES INC.Inventors: András Vince Horvath, Abdulkerim L. Coban, Pio Balmelli, Ramin Khoini-Poorfard, Alessandro Piovaccari
-
Patent number: 8729925Abstract: In one embodiment, an internal buffer may be provided within an integrated circuit (IC) to convert a signal to an output current to be output via a pin of the IC, under control of a switch which can be controlled based on a configuration setting of the IC, and may selectively directly couple the signal to the pin when the IC is coupled to an external driver circuit.Type: GrantFiled: June 18, 2012Date of Patent: May 20, 2014Assignee: Silicon Laboratories Inc.Inventors: András Vince Horvath, Abdulkerim L. Coban, Pio Balmelli, Ramin Khoini-Poorfard, Alessandro Piovaccari
-
Publication number: 20130335639Abstract: In one embodiment, an internal buffer may be provided within an integrated circuit (IC) to convert a signal to an output current to be output via a pin of the IC, under control of a switch which can be controlled based on a configuration setting of the IC, and may selectively directly couple the signal to the pin when the IC is coupled to an external driver circuit.Type: ApplicationFiled: June 18, 2012Publication date: December 19, 2013Inventors: András Vince Horvath, Abdulkerim L. Coban, Pio Balmelli, Ramin Khoini-Poorfard, Alessandro Piovaccari
-
Publication number: 20130082688Abstract: Techniques are disclosed relating to radio frequency (RF) power detection. In one embodiment, a power detection circuit includes a multiplier circuit configured to multiply a first voltage signal by a second voltage signal. The multiplier circuit receives the first voltage signal at gates of a first transistor pair and receives the second voltage signal at gates of second and third transistor pairs. In some embodiments, a drain of a first transistor in the first transistor pair is coupled to sources of the second transistor pair, and drain of a second transistor in the first transistor pair is coupled to sources of the third transistor pair. In some embodiments, the power detection circuit includes a comparison circuit that compares the first pair of currents and a second pair of currents associated with a threshold voltage signal.Type: ApplicationFiled: September 29, 2011Publication date: April 4, 2013Inventor: Andras Vince Horvath
-
Publication number: 20130082682Abstract: A technique includes using a comparator to indicate whether a magnitude of a monitored signal is within predetermined boundaries and controlling a threshold of the comparator based on a history of the indication.Type: ApplicationFiled: September 29, 2011Publication date: April 4, 2013Inventor: András Vince Horvath
-
Patent number: 7091713Abstract: A method and circuit are shown for generating a higher order compensated bandgap voltage is disclosed, in which a first order compensated bandgap voltage and a linearly temperature dependent voltage are generated. Thereafter, a difference between the linearly temperature dependent voltage and the first order compensated bandgap voltage is generated. The resulting difference voltage is squared, and finally the squared voltage is added to the first order compensated bandgap voltage, resulting in a higher order compensated bandgap voltage. There is also disclosed a higher order temperature compensated bandgap circuit.Type: GrantFiled: April 30, 2004Date of Patent: August 15, 2006Assignee: Integration Associates Inc.Inventors: János Erdélyi, András Vince Horváth