Abstract: According to the method, the clock signal is obtained from a phase increment datum .DELTA.P, representing the frequency to be synthesized. It consists in performing a binary number M modulo addition of each phase increment with the modulo M sum of the phase increments already totalized inside a phase accumulating device. After each overflow of capacity of the accumulator device, the remaining residual phase error P.sub.K is read in the accumulating device. Correlatively, 2.sup.Q clock signals with a period T.sub.c, phase-shifted with respect to each other by T.sub.c /2.sup.Q are generated. A temporal error .DELTA.t.sub.K is computed by obtaining the ratio P.sub.K /.DELTA.P between the residual phase error P.sub.K and the phase increment .DELTA.P per period T.sub.c. Finally that clock signal for which the phase shift with respect to the computation clock signal is closest to the computed residual phase is selected.