Patents by Inventor Andre Willis
Andre Willis has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 9065705Abstract: A tenant multiplexer in an administrative tenant of a multi-tenant software architecture can call an administrative agent in the administrative tenant and receive, from the administrative agent, an action framework and a trusted connection protocol for accessing each of the plurality of client tenants. The trusted connection protocol can establish, without tenant-specific authentication information, a trusted system connection to an update agent in each of the plurality of client tenants. An action framework can be simultaneously implemented using the update agent of each of at least a subset of the plurality of client tenants under control of the multiplexer via the trusted system connection to begin execution of the software process for the at least the subset of client tenants.Type: GrantFiled: June 3, 2013Date of Patent: June 23, 2015Assignee: SAP SEInventors: Joerg Schmidt, Karolin Laicher, Rainer Leinemann, Andres Willi Rueegg, Thomas Vogt
-
Publication number: 20130262689Abstract: A tenant multiplexer in an administrative tenant of a multi-tenant software architecture can call an administrative agent in the administrative tenant and receive, from the administrative agent, an action framework and a trusted connection protocol for accessing each of the plurality of client tenants. The trusted connection protocol can establish, without tenant-specific authentication information, a trusted system connection to an update agent in each of the plurality of client tenants. An action framework can be simultaneously implemented using the update agent of each of at least a subset of the plurality of client tenants under control of the multiplexer via the trusted system connection to begin execution of the software process for the at least the subset of client tenants.Type: ApplicationFiled: June 3, 2013Publication date: October 3, 2013Applicant: SAP AGInventors: Joerg Schmidt, Karolin Laicher, Rainer Leinemann, Andres Willi Rueegg, Thomas Vogt
-
Patent number: 7642767Abstract: Disclosed herein is a method and apparatus used to the measure duty cycle of a clocking waveform utilizing minimal hardware and achieving high accuracy. This invention utilizes digital sampling of the signal to be measured at a rate that can be significantly lower then the clocking frequency of the signal to be measured. It accomplishes broad-band, multi-frequency use by using a time-varying frequency for the sampling clock to make sure that the sampling clock is asynchronous with the frequency of the clocking signal to be measured. The average ratio of the sampled ones (or zeros) as compared to the total number of samples is then computed to derive the measurement of duty cycle.Type: GrantFiled: March 7, 2006Date of Patent: January 5, 2010Assignee: Synthesys Research, IncInventor: Andre Willis
-
Patent number: 7643599Abstract: Disclosed herein is a method and apparatus used to detect phase error information between edges of an input data signal and a clock signal for use at ultra-high frequencies and where linear phase error information is required. This invention extends the usefulness of a given integrated circuit logic technology to twice the frequency range of application while maintaining the desired linear phase error measurement operation. Flip flops are used to sample the data input signal with the clocking signal and processing is done separately for rising and falling data edges. Analog recombination of phase error information from both edges is then done in a fashion that is not limited by the integrated circuit speed.Type: GrantFiled: March 7, 2006Date of Patent: January 5, 2010Assignee: SyntheSys Research, Inc.Inventor: Andre Willis
-
Publication number: 20080013668Abstract: Disclosed herein is a method and apparatus used to the measure duty cycle of a clocking waveform utilizing minimal hardware and achieving high accuracy. This invention utilizes digital sampling of the signal to be measured at a rate that can be significantly lower then the clocking frequency of the signal to be measured. It accomplishes broad-band, multi-frequency use by using a time-varying frequency for the sampling clock to make sure that the sampling clock is asynchronous with the frequency of the clocking signal to be measured. The average ratio of the sampled ones (or zeros) as compared to the total number of samples is then computed to derive the measurement of duty cycle.Type: ApplicationFiled: March 7, 2006Publication date: January 17, 2008Inventor: Andre Willis
-
Patent number: 7298220Abstract: Disclosed herein is a method and apparatus used to create an idealized voltage controlled oscillator (VCO) which allows very high modulation rates without the expected phase noise (jitter) which nominally comes from wide bandwidth VCOs. In this fashion, high quality VCOs that typically offer pure signals at the cost of small tuning bandwidths can be enhanced to create idealized VCOs that offer both high quality (low jitter) and high tuning bandwidths. A high-frequency phase modulator and control voltage processing is used in conjunction with a natural VCO to create a method and apparatus in accordance with the invention. The control voltage processing includes separation of frequency components of the controlling voltage and electrical integration of high-frequency control voltage components directed to the phase modulator to create the overall voltage-to-frequency transfer function for the ideal VCO.Type: GrantFiled: March 7, 2006Date of Patent: November 20, 2007Assignee: SyntheSys Research, IncInventor: Andre Willis
-
Publication number: 20060208813Abstract: Disclosed herein is a method and apparatus used to create an idealized voltage controlled oscillator (VCO) which allows very high modulation rates without the expected phase noise (jitter) which nominally comes from wide bandwidth VCOs. In this fashion, high quality VCOs that typically offer pure signals at the cost of small tuning bandwidths can be enhanced to create idealized VCOs that offer both high quality (low jitter) and high tuning bandwidths. A high-frequency phase modulator and control voltage processing is used in conjunction with a natural VCO to create a method and apparatus in accordance with the invention. The control voltage processing includes separation of frequency components of the controlling voltage and electrical integration of high-frequency control voltage components directed to the phase modulator to create the overall voltage-to-frequency transfer function for the ideal VCO.Type: ApplicationFiled: March 7, 2006Publication date: September 21, 2006Inventor: Andre Willis
-
Publication number: 20060210005Abstract: Disclosed herein is a method and apparatus used to detect phase error information between edges of an input data signal and a clock signal for use at ultra-high frequencies and where linear phase error information is required. This invention extends the usefulness of a given integrated circuit logic technology to twice the frequency range of application while maintaining the desired linear phase error measurement operation. Flip flops are used to sample the data input signal with the clocking signal and processing is done separately for rising and falling data edges. Analog recombination of phase error information from both edges is then done in a fashion that is not limited by the integrated circuit speed.Type: ApplicationFiled: March 7, 2006Publication date: September 21, 2006Inventor: Andre Willis
-
Publication number: 20060203947Abstract: Disclosed herein is a method and apparatus used to detect phase error information between edges of an input data signal and a clock signal for use at ultra-high frequencies and where linear phase error information is required. This invention extends the usefulness of a given integrated circuit logic technology to twice the frequency range of application while maintaining the desired linear phase error measurement operation. Flip flops are used to sample the data input signal with the clocking signal and processing is done separately for rising and falling data edges. Analog recombination of phase error information from both edges is then done in a fashion that is not limited by the integrated circuit speed.Type: ApplicationFiled: March 8, 2005Publication date: September 14, 2006Inventor: Andre Willis