Patents by Inventor Andrea Panigada
Andrea Panigada has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 11308023Abstract: A slave device includes an SPI bus with a mode detection circuit configured to detect an SPI operating mode that has been applied by a master device. The slave device is configurable to operate in a first or a second mode depending on the detection of the SPI operating mode as applied by the master device.Type: GrantFiled: December 2, 2020Date of Patent: April 19, 2022Assignee: Microchip Technology IncorporatedInventors: Jason Remple, Andrea Panigada, Bogdan Bolocan
-
Publication number: 20210303503Abstract: A slave device includes an SPI bus with a mode detection circuit configured to detect an SPI operating mode that has been applied by a master device. The slave device is configurable to operate in a first or a second mode depending on the detection of the SPI operating mode as applied by the master device.Type: ApplicationFiled: December 2, 2020Publication date: September 30, 2021Applicant: Microchip Technology IncorporatedInventors: Jason Remple, Andrea Panigada, Bogdan Bolocan
-
Patent number: 9172387Abstract: An analog input stage has m differential input channels, wherein m>1. The analog input stage is configured to select one of the m differential input channels and provide an output signal. The analog input stage has n identical selection units each having m differential channel inputs and one differential output, wherein n is at least 2m?1. Each selection unit is operable to be coupled to any of the differential input channels through respective differential multiplexer units, wherein the multiplexor units are driven to select one of the differential input channels and couple the selected differential channel input through a butterfly switch unit with the differential output of the selection unit. The differential output signals of the n selection units are combined whereby unwanted crosstalk from channels other than a selected channel are removed by cancellation.Type: GrantFiled: September 8, 2014Date of Patent: October 27, 2015Assignee: MICROCHIP TECHNOLOGY INCORPORATEDInventors: Daniel R. Meacham, Andrea Panigada, David Shih
-
Publication number: 20150070197Abstract: An analog input stage has m differential input channels, wherein m>1. The analog input stage is configured to select one of the m differential input channels and provide an output signal. The analog input stage has n identical selection units each having m differential channel inputs and one differential output, wherein n is at least 2m?1. Each selection unit is operable to be coupled to any of the differential input channels through respective differential multiplexer units, wherein the multiplexor units are driven to select one of the differential input channels and couple the selected differential channel input through a butterfly switch unit with the differential output of the selection unit. The differential output signals of the n selection units are combined whereby unwanted crosstalk from channels other than a selected channel are removed by cancellation.Type: ApplicationFiled: September 8, 2014Publication date: March 12, 2015Inventors: Daniel R. Meacham, Andrea Panigada, David Shih
-
Patent number: 8791844Abstract: A circuit in an analog-to-digital converter (ADC) includes an amplifier configured to receive an output of a backend DAC; a harmonic distortion correction circuit (HDC) coupled to the amplifier and configured to correct distortion components due to the residue amplifier present in a digital signal from the backend ADC, the HDC circuit providing an output to an adder, the adder receiving a coarse digital output from a coarse ADC; and a DAC noise cancellation circuit (DNC) configured to provide an output to the adder, wherein the DNC circuit is configured to correct distortion components due to the DAC present in the digital signal from the backend ADC; wherein the output of the adder is an ADC digital output and wherein the ADC digital output forms an input to the HDC and the DNC.Type: GrantFiled: June 6, 2012Date of Patent: July 29, 2014Assignee: Microchip Technology IncorporatedInventors: Daniel Meacham, Andrea Panigada, Jorge Grilo
-
Patent number: 8674863Abstract: An input circuit for an analog-to-digital converter (ADC) includes at least one bootstrap circuit, including at least one first switch for connecting electrical power to a first terminal of at least one capacitor; at least one second switch for connecting a second terminal of the at least one capacitor to a signal to be sampled; at least one third switch for connecting the first terminal of the at least one capacitor to the control gate of at least one sampling network input switch; at least one fourth switch for connecting the at least one sampling network input switch to a substrate; and at least one fifth switch for connecting the second terminal of the at least one capacitor to the substrate.Type: GrantFiled: June 6, 2012Date of Patent: March 18, 2014Assignee: Microchip Technology IncorporatedInventors: Jorge Grilo, Daniel Meacham, Andrea Panigada
-
Patent number: 8643522Abstract: A system including a sample-and-hold circuit for receiving a plurality of analog input signals; an analog-to-digital converter for converting each of the analog inputs to a digital signal; and a processor configured for implementing fractional delay recovery for the analog-to-digital converter. In some embodiments, the fractional delay recovery includes converting each of the plurality of analog input signals to a digital version in the predetermined order; upsampling each digital version in the predetermined order; digitally filtering each upsampled value in the predetermined order; and downsampling each filtered value in the predetermined order.Type: GrantFiled: June 6, 2012Date of Patent: February 4, 2014Assignee: Microchip Technology IncorporatedInventors: Andrea Panigada, Jorge Grilo, Daniel Meacham
-
Patent number: 8497789Abstract: A pipeline ADC is provided in which a DEM function and summation of sequences occur within a flash ADC. According to various aspects of the present disclosure, embedding the processing functions needed for DAC and amplifier error correction with the circuitry of a coarse ADC and rearranging the digital calibration blocks HDC and DNC ensures accurate estimation of the errors.Type: GrantFiled: June 6, 2012Date of Patent: July 30, 2013Assignee: Microchip Technology IncorporatedInventors: Daniel Meacham, Andrea Panigada, Jorge Grilo
-
Publication number: 20130027231Abstract: A circuit in an analog-to-digital converter (ADC) includes an amplifier configured to receive an output of a backend DAC; a harmonic distortion correction circuit (HDC) coupled to the amplifier and configured to correct distortion components due to the residue amplifier present in a digital signal from the backend ADC, the HDC circuit providing an output to an adder, the adder receiving a coarse digital output from a coarse ADC; and a DAC noise cancellation circuit (DNC) configured to provide an output to the adder, wherein the DNC circuit is configured to correct distortion components due to the DAC present in the digital signal from the backend ADC; wherein the output of the adder is an ADC digital output and wherein the ADC digital output forms an input to the HDC and the DNC.Type: ApplicationFiled: June 6, 2012Publication date: January 31, 2013Inventors: Daniel Meacham, Andrea Panigada, Jorge Grilo
-
Publication number: 20130009797Abstract: An input circuit for an analog-to-digital converter (ADC) includes at least one bootstrap circuit, including at least one first switch for connecting electrical power to a first terminal of at least one capacitor; at least one second switch for connecting a second terminal of the at least one capacitor to a signal to be sampled; at least one third switch for connecting the first terminal of the at least one capacitor to the control gate of at least one sampling network input switch; at least one fourth switch for connecting the at least one sampling network input switch to a substrate; and at least one fifth switch for connecting the second terminal of the at least one capacitor to the substrate.Type: ApplicationFiled: June 6, 2012Publication date: January 10, 2013Inventors: Jorge Grilo, Daniel Meacham, Andrea Panigada
-
Publication number: 20130002459Abstract: A pipeline ADC is provided in which a DEM function and summation of sequences occur within a flash ADC. According to various aspects of the present disclosure, embedding the processing functions needed for DAC and amplifier error correction with the circuitry of a coarse ADC and rearranging the digital calibration blocks HDC and DNC ensures accurate estimation of the errors.Type: ApplicationFiled: June 6, 2012Publication date: January 3, 2013Inventors: Daniel Meacham, Andrea Panigada, Jorge Grilo
-
Publication number: 20130002460Abstract: A system including a sample-and-hold circuit for receiving a plurality of analog input signals; an analog-to-digital converter for converting each of the analog inputs to a digital signal; and a processor configured for implementing fractional delay recovery for the analog-to-digital converter. In some embodiments, the fractional delay recovery includes converting each of the plurality of analog input signals to a digital version in the predetermined order; upsampling each digital version in the predetermined order; digitally filtering each upsampled value in the predetermined order; and downsampling each filtered value in the predetermined order.Type: ApplicationFiled: June 6, 2012Publication date: January 3, 2013Inventors: Andrea Panigada, Jorge Grilo, Daniel Meacham
-
Patent number: 7602323Abstract: The invention provides circuits and methods for estimating and correcting nonlinear error in analog to digital converters that is introduced by nonlinear circuit elements, for example one or more residue amplifiers in a pipelined analog to digital converter integrated circuit. In a preferred method of the invention, pseudo random calibration sequences are introduced into the digital signal to be converted by a flash digital to analog converter in one or more initial stages of the pipelined analog to digital converter circuit. A digital residue signal of the output of the one or more initial pipelined analog to digital converter stages is sampled. Intermodulation products of the pseudo random calibration sequences that are present in the digital residue signal are determined to estimate nonlinear error introduced by the residue amplifier in the one or more stages. A digital correction signal is provided to the output of the one or more stages to cancel estimated nonlinear error.Type: GrantFiled: April 4, 2008Date of Patent: October 13, 2009Assignee: The Regents of the University of CaliforniaInventors: Ian Galton, Andrea Panigada
-
Publication number: 20080258949Abstract: The invention provides circuits and methods for estimating and correcting nonlinear error in analog to digital converters that is introduced by nonlinear circuit elements, for example one or more residue amplifiers in a pipelined analog to digital converter integrated circuit. In a preferred method of the invention, pseudo random calibration sequences are introduced into the digital signal to be converted by a flash digital to analog converter in one or more initial stages of the pipelined analog to digital converter circuit. A digital residue signal of the output of the one or more initial pipelined analog to digital converter stages is sampled. Intermodulation products of the pseudo random calibration sequences that are present in the digital residue signal are determined to estimate nonlinear error introduced by the residue amplifier in the one or more stages. A digital correction signal is provided to the output of the one or more stages to cancel estimated nonlinear error.Type: ApplicationFiled: April 4, 2008Publication date: October 23, 2008Inventors: Ian Galton, Andrea Panigada
-
Patent number: 7130594Abstract: A power amplification device includes an input for receiving a signal having a desired frequency band. The signal also has a transfer function associated therewith. The power amplification device further includes power amplification circuitry having an order greater than or equal to one, and signal amplifiers connected between the input and the power amplification circuitry. Each signal amplifier has a predetermined gain so that zeros of the transfer function are outside the desired frequency band.Type: GrantFiled: January 9, 2004Date of Patent: October 31, 2006Assignees: STMicroelectronics N.V., STMicroelectronics S.r.l.Inventors: Patrick Cerisier, Andréa Panigada
-
Patent number: 7084791Abstract: An analog-to-digital converter (200) includes at least one stage (105) for converting an analog input signal into a digital output signal using a parallel quantizer (115) comparing the analog input signal with a plurality of threshold values in parallel. The analog-to-digital converter includes, for at least one selected stage (105), an estimating circuit (210,220) for estimating an analog correction signal indicative of the mean value of a quantization error of the selected stage, and a compensating circuit (440i) for at least partially compensating an offset error of the parallel quantizer (105) in the selected stage according to the analog correction signal. A method and computing system are also provided.Type: GrantFiled: February 18, 2004Date of Patent: August 1, 2006Assignee: STMicroelectronics, S.R.L.Inventors: Giovanni Cesura, Andrea Panigada, Nadia Serina
-
Patent number: 6970125Abstract: An analog-to-digital converter with a pipeline architecture for converting an analog input signal into a digital output signal with a predefined resolution includes a plurality of stages, each stage having a circuit for converting an analog local signal into a digital local signal with a local resolution lower than the predefined resolution, a circuit for determining an analog residue indicative of a quantization error of the converting circuit, a circuit for amplifying the analog residue by an inter-stage gain corresponding to the local resolution to generate the analog local signal for a next stage, and a circuit for combining the digital local signals of all the stages into the digital output signal weighting each digital local signal according to a digital weight depending on the corresponding inter-stage gain.Type: GrantFiled: January 23, 2004Date of Patent: November 29, 2005Assignee: STMicroelectronics S.r.l.Inventors: Giovanni Cesura, Andrea Panigada, Alessandro Bosi
-
Patent number: 6867718Abstract: A method corrects the error in an output digital signal (Out) of an analog/digital converter (ADC) (100), in which the error is introduced by a multibit digital/analog converter (DAC) (125) incorporated in the ADC. The method calculates (905) coefficients (pi,piri) of a linear combination of vectors of a vector space representative of the error introduced by the DAC; calculates (910-1, . . . , 910-7) the correlation of a signal (Res1d) containing the error introduced by the DAC, to extract an estimation of each vector; calculates a linear combination representative of the estimation of the error introduced by the DAC, and uses the estimation of the error introduced by the DAC to correct the ADC output signal.Type: GrantFiled: January 23, 2004Date of Patent: March 15, 2005Assignee: STMicroelectronics S.r.l.Inventors: Giovanni Cesura, Andrea Panigada
-
Publication number: 20040233081Abstract: An analog-to-digital converter (200) includes at least one stage (105) for converting an analog input signal into a digital output signal using a parallel quantizer (115) comparing the analog input signal with a plurality of threshold values in parallel. The analog-to-digital converter includes, for at least one selected stage (105), an estimating circuit (210,220) for estimating an analog correction signal indicative of the mean value of a quantization error of the selected stage, and a compensating circuit (440i) for at least partially compensating an offset error of the parallel quantizer (105) in the selected stage according to the analog correction signal. A method and computing system are also provided.Type: ApplicationFiled: February 18, 2004Publication date: November 25, 2004Applicant: STMICROELECTRONICS S.r.l.Inventors: Giovanni Cesura, Andrea Panigada, Nadia Serina
-
Publication number: 20040227650Abstract: A method corrects the error in an output digital signal (Out) of an analog/digital converter (ADC) (100), in which the error is introduced by a multibit digital/analog converter (DAC) (125) incorporated in the ADC. The method calculates (905) coefficients (pi,piri) of a linear combination of vectors of a vector space representative of the error introduced by the DAC; calculates (910-1, . . . , 910-7) the correlation of a signal (Res1d) containing the error introduced by the DAC, to extract an estimation of each vector; calculates a linear combination representative of the estimation of the error introduced by the DAC, and uses the estimation of the error introduced by the DAC to correct the ADC output signal.Type: ApplicationFiled: January 23, 2004Publication date: November 18, 2004Applicant: STMICROELECTRONICS S.r.l.Inventors: Giovanni Cesura, Andrea Panigada