Patents by Inventor Andreas D. Stricker
Andreas D. Stricker has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20180247931Abstract: Embodiments of the present invention provide a computer program product for balancing voltages during voltage division. More specifically, circuit performance is enhanced (i) balancing out the voltage drops across two field effect transistors (FETs); (ii) powering inverters through a voltage divider containing two voltage input pins during normal operation of the circuit; and (iii) powering inverters through a FET during electrostatic discharge.Type: ApplicationFiled: February 19, 2018Publication date: August 30, 2018Inventors: Alain F. Loiseau, Steven W. Mittl, Andreas D. Stricker
-
Publication number: 20180247932Abstract: Embodiments of the present invention provide computer system for balancing voltages during voltage division. More specifically, circuit performance is enhanced (i) balancing out the voltage drops across two field effect transistors (FETs); (ii) powering inverters through a voltage divider containing two voltage input pins during normal operation of the circuit; and (iii) powering inverters through a FET during electrostatic discharge.Type: ApplicationFiled: February 26, 2018Publication date: August 30, 2018Inventors: Alain F. Loiseau, Steven W. Mittl, Andreas D. Stricker
-
Publication number: 20180233905Abstract: Embodiments include a system, apparatus, and method for ESD power clamps. Aspects include protecting a circuit using an ESD power clamp device. The ESD power clamp device includes a trigger circuit having a resistor-capacitor network and an inverter stage circuit, wherein the trigger circuit is configured to detect an ESD event. Aspects of the invention further include a timing circuit coupled to the trigger circuit and a timing controlled transistor, wherein the timing circuit controls the timing controlled transistor to prevent the capacitor in the RC network from charging when the timing circuit is initiated. Aspects also include a clamp transistor coupled to the trigger circuit, wherein the clamp transistor is controlled by a signal received from the trigger circuit, and a timing controlled transistor coupled to the trigger circuit and the timing circuit, where the timing controlled transistor switches states based on the output of the timing circuit.Type: ApplicationFiled: April 13, 2018Publication date: August 16, 2018Inventors: ALAIN LOISEAU, ANDREAS D. STRICKER
-
Patent number: 10003191Abstract: Embodiments include a system, apparatus, and method for ESD power clamps. Aspects include protecting a circuit using an ESD power clamp device. The ESD power clamp device includes a trigger circuit having a resistor-capacitor network and an inverter stage circuit, wherein the trigger circuit is configured to detect an ESD event. Aspects of the invention further include a timing circuit coupled to the trigger circuit and a timing controlled transistor, wherein the timing circuit controls the timing controlled transistor to prevent the capacitor in the RC network from charging when the timing circuit is initiated. Aspects also include a clamp transistor coupled to the trigger circuit, wherein the clamp transistor is controlled by a signal received from the trigger circuit, and a timing controlled transistor coupled to the trigger circuit and the timing circuit, where the timing controlled transistor switches states based on the output of the timing circuit.Type: GrantFiled: November 5, 2015Date of Patent: June 19, 2018Assignee: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Alain Loiseau, Andreas D. Stricker
-
Patent number: 9978743Abstract: Embodiments of the present invention provide methods for balancing voltages during voltage division. More specifically, circuit performance is enhanced (i) balancing out the voltage drops across two field effect transistors (FETs); (ii) powering inverters through a voltage divider containing two voltage input pins during normal operation of the circuit; and (iii) powering inverters through a FET during electrostatic discharge.Type: GrantFiled: September 25, 2017Date of Patent: May 22, 2018Assignee: International Business Machines CorporationInventors: Alain F. Loiseau, Steven W. Mittl, Andreas D. Stricker
-
Patent number: 9940986Abstract: The present disclosure relates to semiconductor structures and, more particularly, to electrostatic discharge (ESD) protection structures for eFuses. The structure includes an electrostatic discharge (ESD) protection structure operatively coupled to an eFuse, which is structured to prevent unintentional programming of the eFuse due to an ESD event originating at a source.Type: GrantFiled: December 16, 2015Date of Patent: April 10, 2018Assignee: GLOBALFOUNDRIES INC.Inventors: Alain F. Loiseau, Joseph M. Lukaitis, Ephrem G. Gebreselasie, Richard A. Poro, Andreas D. Stricker, Ahmed Y. Ginawi
-
Publication number: 20170178704Abstract: The present disclosure relates to semiconductor structures and, more particularly, to electrostatic discharge (ESD) protection structures for eFuses. The structure includes an electrostatic discharge (ESD) protection structure operatively coupled to an eFuse, which is structured to prevent unintentional programming of the eFuse due to an ESD event originating at a source.Type: ApplicationFiled: December 16, 2015Publication date: June 22, 2017Inventors: Alain F. LOISEAU, Joseph M. Lukaitis, Ephrem G. Gebreselasie, Richard A. Poro, Andreas D. Stricker, Ahmed Y. Ginawi
-
Patent number: 9660114Abstract: Disclosed is an integrated circuit (IC) chip incorporating a temperature-sensitive element and temperature stabilization circuitry for ensuring that the temperature of the temperature-sensitive element (TSE) remains essentially constant. The IC chip comprises a temperature-sensitive element and, within at least one region adjacent to the temperature-sensitive element, a first circuit that radiates a first heat amount to the TSE and a second circuit that radiates a second heat amount to the TSE. The second circuit senses changes in a first current amount in the first circuit and, thereby changes in the first heat amount. In response to those changes, the second circuit also automatically adjusts a second current amount in the second circuit and, thereby the second heat amount in order to ensure that the total heat amount radiated by the first circuit and the second circuit, in combination, to the TSE remains constant. Also disclosed is an associated method.Type: GrantFiled: June 25, 2015Date of Patent: May 23, 2017Assignee: International Business Machines CorporationInventors: Alain Loiseau, Andreas D. Stricker
-
Publication number: 20170133840Abstract: Embodiments include a system, apparatus, and method for ESD power clamps. Aspects include protecting a circuit using an ESD power clamp device. The ESD power clamp device includes a trigger circuit having a resistor-capacitor network and an inverter stage circuit, wherein the trigger circuit is configured to detect an ESD event. Aspects of the invention further include a timing circuit coupled to the trigger circuit and a timing controlled transistor, wherein the timing circuit controls the timing controlled transistor to prevent the capacitor in the RC network from charging when the timing circuit is initiated. Aspects also include a clamp transistor coupled to the trigger circuit, wherein the clamp transistor is controlled by a signal received from the trigger circuit, and a timing controlled transistor coupled to the trigger circuit and the timing circuit, where the timing controlled transistor switches states based on the output of the timing circuit.Type: ApplicationFiled: November 5, 2015Publication date: May 11, 2017Inventors: ALAIN LOISEAU, ANDREAS D. STRICKER
-
Patent number: 9601139Abstract: A magneto-resistive (MR) sensor protection circuit is disclosed, for the protection of an MR sensor. The MR sensor may have a safe operating voltage range, a normal operating voltage range within the safe operating voltage range, and two terminals coupled to a read channel circuit, including a positive terminal and a negative terminal. The MR sensor protection circuit may have positive and negative protection threshold voltage ranges. The MR sensor protection circuit may also have a plurality of N-channel field-effect transistors (NFETs) that are coupled to the positive terminal and to the negative terminal, and configured to, in response to a voltage between the two terminals being within either the positive or the negative protection threshold voltage range, limit the voltage between the terminals by shunting current between the positive terminal and the negative terminal.Type: GrantFiled: January 29, 2016Date of Patent: March 21, 2017Assignee: International Business Machines CorporationInventors: Ephrem G. Gebreselasie, Icko E. T. Iben, Alain Loiseau, Andreas D. Stricker
-
Publication number: 20160380637Abstract: Disclosed is an integrated circuit (IC) chip incorporating a temperature-sensitive element and temperature stabilization circuitry for ensuring that the temperature of the temperature-sensitive element (TSE) remains essentially constant. The IC chip comprises a temperature-sensitive element and, within at least one region adjacent to the temperature-sensitive element, a first circuit that radiates a first heat amount to the TSE and a second circuit that radiates a second heat amount to the TSE. The second circuit senses changes in a first current amount in the first circuit and, thereby changes in the first heat amount. In response to those changes, the second circuit also automatically adjusts a second current amount in the second circuit and, thereby the second heat amount in order to ensure that the total heat amount radiated by the first circuit and the second circuit, in combination, to the TSE remains constant. Also disclosed is an associated method.Type: ApplicationFiled: June 25, 2015Publication date: December 29, 2016Inventors: Alain Loiseau, Andreas D. Stricker
-
Publication number: 20160148628Abstract: A magneto-resistive (MR) sensor protection circuit is disclosed, for the protection of an MR sensor. The MR sensor may have a safe operating voltage range, a normal operating voltage range within the safe operating voltage range, and two terminals coupled to a read channel circuit, including a positive terminal and a negative terminal. The MR sensor protection circuit may have positive and negative protection threshold voltage ranges. The MR sensor protection circuit may also have a plurality of N-channel field-effect transistors (NFETs) that are coupled to the positive terminal and to the negative terminal, and configured to, in response to a voltage between the two terminals being within either the positive or the negative protection threshold voltage range, limit the voltage between the terminals by shunting current between the positive terminal and the negative terminal.Type: ApplicationFiled: January 29, 2016Publication date: May 26, 2016Inventors: Ephrem G. Gebreselasie, Icko E. T. Iben, Alain Loiseau, Andreas D. Stricker
-
Publication number: 20160118138Abstract: Circuits for programming an electrical fuse, methods for programming an electrical fuse, and methods for designing a silicon-controlled rectifier for use in programming an electrical fuse. A programming current for the electrical fuse is directed through the electrical fuse and the silicon-controlled rectifier. Upon reaching a programmed resistance value for the electrical fuse, the silicon-controlled rectifier switches from a low-impedance state to a high-impedance state that interrupts the programming current.Type: ApplicationFiled: October 23, 2014Publication date: April 28, 2016Inventors: Ephrem G. Gebreselasie, Alain Loiseau, Joseph M. Lukaitis, Richard A. Poro, III, Andreas D. Stricker
-
Patent number: 9318217Abstract: Circuits for programming an electrical fuse, methods for programming an electrical fuse, and methods for designing a silicon-controlled rectifier for use in programming an electrical fuse. A programming current for the electrical fuse is directed through the electrical fuse and the silicon-controlled rectifier. Upon reaching a programmed resistance value for the electrical fuse, the silicon-controlled rectifier switches from a low-impedance state to a high-impedance state that interrupts the programming current.Type: GrantFiled: October 23, 2014Date of Patent: April 19, 2016Assignee: GLOBALFOUNDRIES INC.Inventors: Ephrem G. Gebreselasie, Alain Loiseau, Joseph M. Lukaitis, Richard A. Poro, III, Andreas D. Stricker
-
Patent number: 9279862Abstract: A method of designing, for a magneto-resistive (MR) sensor, a protection circuit having a first and a second N-channel field-effect transistor (NFET) and at least one positive-negative (PN) diode is disclosed. The method may include determining a safe operating voltage range for the MR sensor and determining, within the safe operating voltage range, a normal operating voltage range for the MR sensor. The method may also include determining a protection threshold voltage range outside of the normal operating voltage range and within the safe operating voltage range of the MR sensor. The method may also include selecting device parameters to configure the first and second NFETs and the at least one PN diode to, in response to a voltage applied to the MR sensor being within a protection threshold voltage range, limit, by shunting current, the voltage applied to the MR sensor.Type: GrantFiled: October 31, 2014Date of Patent: March 8, 2016Assignee: International Business Machines CorporationInventors: Ephrem G. Gebreselasie, Icko E. T. Iben, Alain Loiseau, Andreas D. Stricker
-
Publication number: 20150123655Abstract: A method of designing, for a magneto-resistive (MR) sensor, a protection circuit having a first and a second N-channel field-effect transistor (NFET) and at least one positive-negative (PN) diode is disclosed. The method may include determining a safe operating voltage range for the MR sensor and determining, within the safe operating voltage range, a normal operating voltage range for the MR sensor. The method may also include determining a protection threshold voltage range outside of the normal operating voltage range and within the safe operating voltage range of the MR sensor. The method may also include selecting device parameters to configure the first and second NFETs and the at least one PN diode to, in response to a voltage applied to the MR sensor being within a protection threshold voltage range, limit, by shunting current, the voltage applied to the MR sensor.Type: ApplicationFiled: October 31, 2014Publication date: May 7, 2015Inventors: Ephrem G. Gebreselasie, Icko E. T. Iben, Alain Loiseau, Andreas D. Stricker
-
Patent number: 8946799Abstract: Device structures, fabrication methods, operating methods, and design structures for a silicon controlled rectifier. The method includes applying a mechanical stress to a region of a silicon controlled rectifier (SCR) at a level sufficient to modulate a trigger current of the SCR. The device and design structures include a SCR with an anode, a cathode, a first region, and a second region of opposite conductivity type to the first region. The first and second regions of the SCR are disposed in a current-carrying path between the anode and cathode of the SCR. A layer is positioned on a top surface of a semiconductor substrate relative to the first region and configured to cause a mechanical stress in the first region of the SCR at a level sufficient to modulate a trigger current of the SCR.Type: GrantFiled: August 1, 2013Date of Patent: February 3, 2015Assignee: International Business Machines CorporationInventors: Renata Camillo-Castillo, Erik M. Dahlstrom, Robert J. Gauthier, Jr., Ephrem G. Gebreselasie, Richard A. Phelps, Yun Shi, Andreas D. Stricker
-
Patent number: 8908334Abstract: A magneto-resistive (MR) sensor protection circuit is disclosed, for the protection of an MR sensor. The MR sensor may have a safe operating voltage range, a normal operating voltage range within the safe operating voltage range, and two terminals coupled to a read channel circuit, including a positive terminal and a negative terminal. The MR sensor protection circuit may have positive and negative protection threshold voltage ranges. The MR sensor protection circuit may also have a plurality of N-channel field-effect transistors (NFETs) that are coupled to the positive terminal and to the negative terminal, and configured to, in response to a voltage between the two terminals being within either the positive or the negative protection threshold voltage range, limit the voltage between the terminals by shunting current between the positive terminal and the negative terminal.Type: GrantFiled: November 7, 2013Date of Patent: December 9, 2014Assignee: International Business Machines CorporationInventors: Ephrem G. Gebreselasie, Icko E. T. Iben, Alain Loiseau, Andreas D. Stricker
-
Publication number: 20130313607Abstract: Device structures, fabrication methods, operating methods, and design structures for a silicon controlled rectifier. The method includes applying a mechanical stress to a region of a silicon controlled rectifier (SCR) at a level sufficient to modulate a trigger current of the SCR. The device and design structures include a SCR with an anode, a cathode, a first region, and a second region of opposite conductivity type to the first region. The first and second regions of the SCR are disposed in a current-carrying path between the anode and cathode of the SCR. A layer is positioned on a top surface of a semiconductor substrate relative to the first region and configured to cause a mechanical stress in the first region of the SCR at a level sufficient to modulate a trigger current of the SCR.Type: ApplicationFiled: August 1, 2013Publication date: November 28, 2013Applicant: International Business Machines CorporationInventors: Renata Camillo-Castillo, Erik M. Dahlstrom, Robert J. Gauthier, JR., Ephrem G. Gebreselasie, Richard A. Phelps, Yun Shi, Andreas D. Stricker
-
Patent number: 8405186Abstract: Disclosed are embodiments of an improved transistor structure (e.g., a bipolar transistor (BT) structure or heterojunction bipolar transistor (HBT) structure) and a method of forming the transistor structure. The structure embodiments can incorporate a dielectric layer sandwiched between an intrinsic base layer and a raised extrinsic base layer to reduce collector-base capacitance Ccb, a sidewall-defined conductive strap for an intrinsic base layer to extrinsic base layer link-up region to reduce base resistance Rb and a dielectric spacer between the extrinsic base layer and an emitter layer to reduce base-emitter Cbe capacitance. The method embodiments allow for self-aligning of the emitter to base regions and further allow the geometries of different features (e.g., the thickness of the dielectric layer, the width of the conductive strap, the width of the dielectric spacer and the width of the emitter layer) to be selectively adjusted in order to optimize transistor performance.Type: GrantFiled: June 17, 2010Date of Patent: March 26, 2013Assignee: International Business Machines CorporationInventors: Renata Camillo-Castillo, Mattias E. Dahlstrom, Peter B. Gray, David L. Harame, Russell T. Herrin, Alvin J. Joseph, Andreas D. Stricker