Patents by Inventor Andreas Due Engh-Halstvedt
Andreas Due Engh-Halstvedt has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20230388651Abstract: A method of processing data in a graphics processor when performing tile-based rendering in which a render output is sub-divided into a plurality of tiles for rendering. The rendering is performed as two separate processing passes: a first processing pass that sorts primitives into respective regions of the render output and a second processing pass that renders the tiles into which the render output is sub-divided for rendering. During the first processing pass, “tile elimination” data is generated indicative of which of the rendering tiles should be rendered during the second processing pass. The tile elimination data generated in the first processing pass can then be used to control the rendering of tiles during the second processing pass.Type: ApplicationFiled: May 25, 2023Publication date: November 30, 2023Inventors: Daniel Fedai LARSEN, Tord Kvestad ØYGARD, Frank Klaeboe LANGTIND, Andreas Due ENGH-HALSTVEDT
-
Patent number: 11789867Abstract: A data processing system includes a cache system configured to transfer data stored in the memory system to a processor and to transfer data from the processor to the memory system. The cache system comprises a cache and a data encoder associated with the cache that is configured to encode uncompressed data from the cache for storing in the memory system in a compressed format, and decode compressed data from the memory system for storing in the cache in an uncompressed format.Type: GrantFiled: January 14, 2020Date of Patent: October 17, 2023Assignee: Arm LimitedInventors: Olof Henrik Uhrenholt, Andreas Due Engh-Halstvedt
-
Patent number: 11790479Abstract: When generating a graphics processing output, a sequence of one or more of primitives to be processed when generating the output is assembled from a set of vertex indices provided for the output based on primitive configuration information provided for the output, each assembled primitive of the sequence of assembled primitives comprising an identifier for the primitive and a set of one or more vertex indices for the primitive. One or more attributes for vertices of the assembled primitives are then shaded and fetched based on the vertex indices of the assembled primitives. The assembled primitives including their shaded fetched vertex attribute(s) are then provided to later stages of the graphics processing pipeline for processing.Type: GrantFiled: January 29, 2021Date of Patent: October 17, 2023Assignee: Arm LimitedInventors: Frank Klaeboe Langtind, Andreas Due Engh-Halstvedt
-
Publication number: 20230305963Abstract: A data processor, such as a graphics processor, is disclosed. The data processor includes a set of one or more counters, and a control circuit that maintains a cache-like pool of corresponding entries. In response to a request for a counter, the control circuit may allocate an entry of the cache-like pool to thereby allocate a counter of the set.Type: ApplicationFiled: March 22, 2023Publication date: September 28, 2023Inventors: Andreas Due ENGH-HALSTVEDT, Philip Michael WATTS
-
Patent number: 11734869Abstract: A method of operating a graphics processor that executes a graphics processing pipeline comprising a vertex shading stage is disclosed. A set of blocks of memory space that may be represented by a linked list is provided and memory space for storing vertex shaded attribute data generated by the vertex shading stage is allocated from one of the blocks of memory space in the set of blocks of memory space. When data stored in a block of memory space is no longer needed by the graphics processing pipeline, the block can be “recycled” for use by the pipeline.Type: GrantFiled: October 26, 2021Date of Patent: August 22, 2023Assignee: Arm LimitedInventors: Andreas Due Engh-Halstvedt, Frank Klaeboe Langtind, Mark Underwood
-
Patent number: 11625332Abstract: In a data processing system comprising a cache system configured to transfer data stored in a memory system to a processor and vice-versa, a processing unit operable to read data from a cache of the cache system can send a read request for data to the cache. The cache system, in response to the read request, determines whether the requested data is present in the cache. When the requested data is present in the cache, the cache system returns the data from the cache to the processing unit and invalidates the entry for the data in the cache. When the requested data is not present in the cache, the cache system returns an indication of that to the processing unit, without the cache system sending a request for the data towards the memory system.Type: GrantFiled: January 14, 2020Date of Patent: April 11, 2023Assignee: Arm LimitedInventors: Olof Henrik Uhrenholt, Andreas Due Engh-Halstvedt
-
Publication number: 20220382587Abstract: A data processing system is disclosed that includes one or more processors that can perform producer processes to produce work and consumer processes that can consume work produced by a producer process. The system includes a pool of plural communication resources that may be used for communications between a producer process and a consumer process. The system tracks the usage of communication resources of the pool of communication resources, and allocates a communication resource from the pool of communication resources based on the tracking.Type: ApplicationFiled: March 28, 2022Publication date: December 1, 2022Applicant: Arm LimitedInventors: Andreas Danner Nilsen, Mark Underwood, Arne Aas, Andreas Due Engh-Halstvedt, Shan Wu
-
Publication number: 20220308884Abstract: A data processor comprising an execution engine 51 for executing programs for execution threads and one or more caches 48, 49 operable to store data values for use when executing program instructions to perform processing operations for execution threads. The data processor further comprises a thread throttling control unit 54 configured to monitor the operation of the caches 48, 49 during execution of programs for execution threads, and to control the issuing of instructions for execution threads to the execution engine for executing a program based on the monitoring of the operation of the caches during execution of the program.Type: ApplicationFiled: March 24, 2022Publication date: September 29, 2022Inventors: Tord Kvestad Øygard, Olof Henrik Uhrenholt, Andreas Due Engh-Halstvedt
-
Publication number: 20220245751Abstract: When generating a graphics processing output, a sequence of one or more of primitives to be processed when generating the output is assembled from a set of vertex indices provided for the output based on primitive configuration information provided for the output, each assembled primitive of the sequence of assembled primitives comprising an identifier for the primitive and a set of one or more vertex indices for the primitive. One or more attributes for vertices of the assembled primitives are then shaded and fetched based on the vertex indices of the assembled primitives. The assembled primitives including their shaded fetched vertex attribute(s) are then provided to later stages of the graphics processing pipeline for processing.Type: ApplicationFiled: January 29, 2021Publication date: August 4, 2022Applicant: Arm LimitedInventors: Frank Klaeboe Langtind, Andreas Due Engh-Halstvedt
-
Publication number: 20220164128Abstract: A data processing system includes an external memory system, a processor and an internal memory system. The internal memory system includes an internal memory that stores data for use by the processor when performing data processing operations. The internal memory system also includes a data encoder associated with the internal memory. The data encoder reads data from the external memory system to the data encoder and returns the data to the external memory system from the data encoder, without storing the data in the internal memory.Type: ApplicationFiled: November 18, 2021Publication date: May 26, 2022Inventors: Olof Henrik UHRENHOLT, Andreas Due ENGH-HALSTVEDT
-
Publication number: 20220044469Abstract: A method of operating a graphics processor that executes a graphics processing pipeline comprising a vertex shading stage is disclosed. A set of blocks of memory space that may be represented by a linked list is provided and memory space for storing vertex shaded attribute data generated by the vertex shading stage is allocated from one of the blocks of memory space in the set of blocks of memory space. When data stored in a block of memory space is no longer needed by the graphics processing pipeline, the block can be “recycled” for use by the pipeline.Type: ApplicationFiled: October 26, 2021Publication date: February 10, 2022Applicant: Arm LimitedInventors: Andreas Due Engh-Halstvedt, Frank Klaeboe Langtind, Mark Underwood
-
Patent number: 11216993Abstract: When processing graphics primitives in a graphics processing system, the render output is divided into a plurality of regions for rendering, each region comprising a respective area of the render output. It is determined for which of the plurality of regions of the render output a primitive should be rendered for. Primitive data for rendering the primitive is then stored either in a combined data structure in memory that is associated with a plurality of different regions of the render output, or is stored in a respective data structure for each region of the render output it is determined the primitive should be rendered for. Which manner the primitive data is stored is determined in dependence on a property, e.g. a coverage, of the primitive.Type: GrantFiled: November 27, 2019Date of Patent: January 4, 2022Assignee: Arm LimitedInventors: Alexander Eugene Chalfin, Andreas Due Engh-Halstvedt, Olof Henrik Uhrenholt
-
Patent number: 11210821Abstract: When processing graphics primitives in a graphics processing system, the render output is divided into a plurality of regions for rendering, each region comprising a respective area of the render output. It is determined for which of the plurality of regions of the render output a primitive should be rendered for. For each region of the render output it is determined a primitive should be rendered for, geometry data for the primitive is stored in memory in a respective data structure for the region in a compressed form, such that the geometry data for the primitive to be rendered is stored in a compressed form, in a respective, different data structure for each different region of the render output it is determined the primitive should be rendered for.Type: GrantFiled: November 27, 2019Date of Patent: December 28, 2021Assignee: Arm LimitedInventors: Alexander Eugene Chalfin, Andreas Due Engh-Halstvedt, Olof Henrik Uhrenholt, Andreas Loeve Selvik
-
Patent number: 11210847Abstract: When processing graphics primitives in a graphics processing system, the render output is divided into a plurality of regions for rendering, each region comprising a respective area of the render output. It is determined for which of the plurality of regions of the render output a primitive should be rendered for. Associated state data for rendering the primitive is stored in a “state data” data structure in memory. For each region of the render output it is determined the primitive should be rendered for, a reference to the associated state data for rendering the primitive is stored in a respective, different data structure for each different region of the render output it is determined the primitive should be rendered for.Type: GrantFiled: November 27, 2019Date of Patent: December 28, 2021Assignee: Arm LimitedInventors: Alexander Eugene Chalfin, Andreas Due Engh-Halstvedt, Olof Henrik Uhrenholt
-
Patent number: 11205243Abstract: A data processing system includes a memory and a processor in communication with the memory. The processor is configured to, when storing an array of data in the memory, produce information representative of the content of a block of data representing a particular region of the array of data, write the block of data to a data structure in the memory, and write the information representative of the content of the block of data to the data structure.Type: GrantFiled: January 14, 2020Date of Patent: December 21, 2021Assignee: Arm LimitedInventors: Olof Henrik Uhrenholt, Andreas Due Engh-Halstvedt
-
Patent number: 11189005Abstract: A method of operating a graphics processor that is configured to execute a graphics processing pipeline is provided. The method comprises the graphics processor reading, from an index buffer in external memory, a block of data comprising plural sets of indices, each set of indices comprising a sequence of indices indexing a set of vertices that defines a primitive of a plurality of primitives to be processed by the graphics processing pipeline. The graphics processor compresses the block of data to form a compressed version of the block of data, and stores the compressed version of the block of data in an internal memory of the graphics processor.Type: GrantFiled: August 27, 2020Date of Patent: November 30, 2021Assignee: Arm LimitedInventors: Andreas Due Engh-Halstvedt, Jorn Nystad, Olof Henrik Uhrenholt, Frank Klaeboe Langtind
-
Patent number: 11189073Abstract: A method of operating a graphics processor that executes a graphics processing pipeline comprising a vertex shading stage is disclosed. A set of blocks of memory space that may be represented by a linked list is provided and memory space for storing vertex shaded attribute data generated by the vertex shading stage is allocated from one of the blocks of memory space in the set of blocks of memory space. When data stored in a block of memory space is no longer needed by the graphics processing pipeline, the block can be “recycled” for use by the pipeline.Type: GrantFiled: March 20, 2020Date of Patent: November 30, 2021Assignee: Arm LimitedInventors: Andreas Due Engh-Halstvedt, Frank Klaeboe Langtind, Mark Underwood
-
Patent number: 11170555Abstract: When processing graphics primitives in a graphics processing system, the render output is divided into a plurality of regions (40) for rendering, each region (40) comprising a respective area of the render output; and for sets of one or more primitives to be rendered, it is determined for which of the plurality of regions of the render output (40) the primitive(s) should be rendered; and for each region of the render output (40) it is determined the primitive(s) should be rendered for, geometry data for the primitive(s) is stored in memory in a respective data structure (42) along with an indication of state data that is to be used for rendering the primitive(s) for the region, such that the geometry data for the primitive(s) to be rendered is stored in a respective, different data structure (42) for each different region of the render output (40) it is determined the primitive(s) should be rendered for.Type: GrantFiled: November 27, 2019Date of Patent: November 9, 2021Assignee: Arm LimitedInventors: Ian Rudolf Bratt, Andreas Due Engh-Halstvedt, Alexander Eugene Chalfin, Andreas Loeve Selvik, Olof Henrik Uhrenholt, Thomas J. Olson
-
Cache storage method and system configured to store shareable tag portion and individual tag portion
Patent number: 11151034Abstract: Cache storage comprising cache lines, each configured to store respective data entries. The cache storage is configured to store a tag in the form of: an individual tag portion which is individual to a cache line; a shareable tag portion which is shareable between cache lines; and pointer data which associates an individual tag portion with a shareable tag portion.Type: GrantFiled: September 12, 2018Date of Patent: October 19, 2021Assignee: Arm LimitedInventors: Antonio García Guirado, Andreas Due Engh-Halstvedt -
Publication number: 20210295584Abstract: A method of operating a graphics processor that executes a graphics processing pipeline comprising a vertex shading stage is disclosed. A set of blocks of memory space that may be represented by a linked list is provided and memory space for storing vertex shaded attribute data generated by the vertex shading stage is allocated from one of the blocks of memory space in the set of blocks of memory space. When data stored in a block of memory space is no longer needed by the graphics processing pipeline, the block can be “recycled” for use by the pipeline.Type: ApplicationFiled: March 20, 2020Publication date: September 23, 2021Applicant: Arm LimitedInventors: Andreas Due Engh-Halstvedt, Frank Klaeboe Langtind, Mark Underwood