Patents by Inventor Andreas Rusch
Andreas Rusch has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 8952487Abstract: An electronic circuit arrangement in accordance with some embodiments has a substrate, the substrate including: a plurality of metallization layers located one above the other; a single fuse-link via coupled between a first metallization layer and a second metallization layer of the plurality of metallization layers, wherein the single fuse-link via is in the form of an electrical fuse link preferentially programmable by applying a sufficiently large current to melt or degenerate the fuse link; a plurality of through-contact vias coupled in parallel between a third metallization layer and a fourth metallization layer of the plurality of metallization layers, wherein the through-contact vias form a through-contact between the third and fourth metallization layers; and electrical circuit components, arranged in a circuit layer, which are electrically coupled to one another by means of the single fuse-link via and by means of the plurality of through-contact vias.Type: GrantFiled: February 25, 2014Date of Patent: February 10, 2015Assignee: Infineon Technologies AGInventors: Hans-Joachim Barth, Andreas Rusch, Klaus Schruefer
-
Publication number: 20140167215Abstract: An electronic circuit arrangement in accordance with some embodiments has a substrate, the substrate including: a plurality of metallization layers located one above the other; a single fuse-link via coupled between a first metallization layer and a second metallization layer of the plurality of metallization layers, wherein the single fuse-link via is in the form of an electrical fuse link preferentially programmable by applying a sufficiently large current to melt or degenerate the fuse link; a plurality of through-contact vias coupled in parallel between a third metallization layer and a fourth metallization layer of the plurality of metallization layers, wherein the through-contact vias form a through-contact between the third and fourth metallization layers; and electrical circuit components, arranged in a circuit layer, which are electrically coupled to one another by means of the single fuse-link via and by means of the plurality of through-contact vias.Type: ApplicationFiled: February 25, 2014Publication date: June 19, 2014Applicant: INFINEON TECHNOLOGIES AGInventors: Hans-Joachim Barth, Andreas Rusch, Klaus Schruefer
-
Patent number: 8698275Abstract: An electronic circuit arrangement has a substrate which has at least one metallization layer. At least one electrical interconnect and/or at least one via are formed in the metallization layer such that the electrical interconnect and the via are in the form of an electrical fuse link. In addition, the substrate has electrical circuit components which are arranged in the circuit layer. The circuit components are electrically coupled to one another by means of the electrical interconnect and by means of a plurality of vias.Type: GrantFiled: September 25, 2006Date of Patent: April 15, 2014Assignee: Infineon Technologies AGInventors: Hans-Joachim Barth, Andreas Rusch, Klaus Schrüfer
-
Patent number: 7230877Abstract: A method for fabricating a semiconductor memory device is described. An insulating layer is disposed on a semiconductor substrate. A matrix of semiconductor memory elements is disposed in the substrate. The semiconductor memory elements include a plurality of contact holes formed in the insulating layer. One contact hole is formed in the insulating layer for each of the semiconductor memory elements. A bit definition region is disposed in the semiconductor substrate underneath each of the contact holes. A contact plug is disposed in each of the contact holes and is in electrical contact with the bit definition region. The bit definition region is configured such that a contact resistance between the semiconductor substrate and the contact plug defines a bit to be stored in the semiconductor memory elements, An evaluation circuit is connected to and evaluates the contact resistance of the semiconductor memory elements.Type: GrantFiled: October 10, 2000Date of Patent: June 12, 2007Assignee: Infineon Technologies AGInventors: Andreas Rusch, Steffen Rothenhäusser, Alexander Truby, Yoichi Otani, Ulrich Zimmermann
-
Publication number: 20070063313Abstract: An electronic circuit arrangement has a substrate which has at least one metallization layer. At least one electrical interconnect and/or at least one via are formed in the metallization layer such that the electrical interconnect and the via are in the form of an electrical fuse link. In addition, the substrate has electrical circuit components which are arranged in the circuit layer. The circuit components are electrically coupled to one another by means of the electrical interconnect and by means of a plurality of vias.Type: ApplicationFiled: September 25, 2006Publication date: March 22, 2007Inventors: Hans-Joachim Barth, Andreas Rusch, Klaus Schrufer
-
Patent number: 6774456Abstract: A configuration of fuses in a semiconductor structure having Cu metallization planes is provided. The semiconductor structure has an Al metal layer on the topmost interconnect plane for providing Al bonding pads. The fuses are configured as Al fuses and, in the semiconductor structure having Cu metallization planes, are provided above the diffusion barrier of the topmost Cu metallization plane but below a passivation layer.Type: GrantFiled: December 10, 2001Date of Patent: August 10, 2004Assignee: Infineon Technologies AGInventors: Andreas Rusch, Jens Moeckel
-
Patent number: 6643987Abstract: Supporting element of spring steel or plastic for separable fastening of cover strips (2) in the transition region between wall and floor panel (4). The supporting element is constructed as a one-piece clip which is clipped onto the floor panel from the front face, whereby the supporting element has a wall plate (5) and a clamping plate (6) projecting generally at right angles from the wall plate which, in the installed state of the supporting element, lies on the underside of the floor panel (4). Whereby the wall plate (1) has at least one first support section (7, 8) which in the installed state of the supporting element is braced on the upper side of the floor panels such that the upper and central part of the wall plate is acted upon in the direction of the wall.Type: GrantFiled: February 20, 2002Date of Patent: November 11, 2003Assignee: Ernst Rüsch GmbHInventors: Andreas Rusch, Norbert Rusch
-
Patent number: 6472696Abstract: The memory cell configuration has a large number of memory cells provided in a semiconductor substrate and having bit-line trenches which extend in parallel in the longitudinal direction in the main face of the semiconductor substrate, at the bottoms of which in each case a first conductive region is provided, at the peaks of which in each case a second conductive region of the same conduction type as the first conductive region is provided, and in the walls of which in each case an intermediately located channel region is 0 provided; and having word lines which extend in the transverse direction along the main face of the semiconductor substrate, through specific bit-line trenches, to activate transistors provided there. An additional dopant is introduced into the trench walls of the bit-line trenches which are located between the word lines, in order to increase the corresponding transistor turn-on voltage there to suppress leakage currents.Type: GrantFiled: August 25, 2000Date of Patent: October 29, 2002Assignee: Infineon Technologies AGInventors: Ulrich Zimmermann, Thomas Böhm, Manfred Hain, Armin Kohlhase, Yoichi Otani, Andreas Rusch, Alexander Trüby
-
Publication number: 20020112431Abstract: Supporting element of spring steel or plastic for separable fastening of cover strips (2) in the transition region between wall and floor panel (4). The supporting element is constructed as a one-piece clip which is clipped onto the floor panel from the front face, whereby the supporting element has a wall plate (5) and a clamping plate (6) projecting generally at right angles from the wall plate which, in the installed state of the supporting element, lies on the underside of the floor panel (4). Whereby the wall plate (1) has at least one first support section (7, 8) which in the installed state of the supporting element is braced on the upper side of the floor panels such that the upper and central part of the wall plate is acted upon in the direction of the wall.Type: ApplicationFiled: February 20, 2002Publication date: August 22, 2002Applicant: Ernst Rusch GmbHInventors: Andreas Rusch, Norbert Rusch
-
Publication number: 20020100957Abstract: A configuration of fuses in a semiconductor structure having Cu metallization planes is provided. The semiconductor structure has an Al metal layer on the topmost interconnect plane for providing Al bonding pads. The fuses are configured as Al fuses and, in the semiconductor structure having Cu metallization planes, are provided above the diffusion barrier of the topmost Cu metallization plane but below a passivation layer.Type: ApplicationFiled: December 10, 2001Publication date: August 1, 2002Inventors: Andreas Rusch, Jens Moeckel
-
Patent number: 6258658Abstract: The memory cell configuration has a multiplicity of preferably ferroelectric memory cells in a semiconductor substrate. Mutually parallel bit line trenches run in the longitudinal direction in the main surface of the semiconductor substrate. Bit lines are disposed in the bottoms of the trenches. Source/drain regions are formed in the crowns of the trenches. Channel regions are provided in the walls of the trenches. The channel region on a wall in each case is configured such that a drivable selection transistor of the relevant memory cell is formed there, while the channel region on the other wall is configured such that the transistor located there is closed. Insulated word lines for driving the selection transistors run in the transverse direction along the main surface of the semiconductor substrate through the bit line trenches.Type: GrantFiled: February 12, 1999Date of Patent: July 10, 2001Assignee: Infineon Technologies AGInventors: Thomas Böhm, Volker Weinrich, Manfred Hain, Armin Kohlhase, Yoichi Otani, Andreas Rusch, Till Schlösser
-
Patent number: D852003Type: GrantFiled: October 26, 2017Date of Patent: June 25, 2019Assignee: Zwilling J.A. Henckels AGInventor: Andreas Rüsch
-
Patent number: D939289Type: GrantFiled: July 14, 2020Date of Patent: December 28, 2021Assignee: Zwilling J.A. Henckels AGInventor: Andreas Rüsch