Patents by Inventor Andreas Wickmann
Andreas Wickmann has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 11936293Abstract: A regulated charge pump includes a comparator having a first input coupled to an output of the regulated charge pump, a second input configured for receiving a reference voltage, and an output for generating an output voltage representing a difference between a charging current of the regulated charge pump and a load current of a load coupled to the output of the regulated charge pump; a first converter having an input coupled to the output of the comparator, and an output connected to a control bus configured to indicate an adjustment of the charging current in response to the comparator output; and a driving stage having a first input coupled to the control bus, and an output for providing the charging current, wherein the output of the driving stage comprises the output of the regulated charge pump.Type: GrantFiled: June 17, 2022Date of Patent: March 19, 2024Assignee: INFINEON TECHNOLOGIES AGInventors: Semen Syroiezhin, Andreas Baenisch, Stephan Leuschner, Andreas Wickmann
-
Publication number: 20230412071Abstract: A regulated charge pump includes a comparator having a first input coupled to an output of the regulated charge pump, a second input configured for receiving a reference voltage, and an output for generating an output voltage representing a difference between a charging current of the regulated charge pump and a load current of a load coupled to the output of the regulated charge pump; a first converter having an input coupled to the output of the comparator, and an output connected to a control bus configured to indicate an adjustment of the charging current in response to the comparator output; and a driving stage having a first input coupled to the control bus, and an output for providing the charging current, wherein the output of the driving stage comprises the output of the regulated charge pump.Type: ApplicationFiled: June 17, 2022Publication date: December 21, 2023Inventors: Semen Syroiezhin, Andreas Baenisch, Stephan Leuschner, Andreas Wickmann
-
Patent number: 11683056Abstract: A peak detector includes an asymmetrical latch having a first input and a second input; and a CMOS converter having a first input coupled to a first output of the asymmetrical latch, a second input coupled to a second output of the asymmetrical latch, and an output.Type: GrantFiled: May 13, 2021Date of Patent: June 20, 2023Assignee: Infineon Technologies AGInventors: Andreas Wickmann, Thomas Leitner
-
Publication number: 20220368361Abstract: A peak detector includes an asymmetrical latch having a first input and a second input; and a CMOS converter having a first input coupled to a first output of the asymmetrical latch, a second input coupled to a second output of the asymmetrical latch, and an output.Type: ApplicationFiled: May 13, 2021Publication date: November 17, 2022Inventors: Andreas Wickmann, Thomas Leitner
-
Patent number: 10931275Abstract: A radio frequency switch includes a first transistor and a second transistor coupled together to establish a switchable RF path, and a first compensation network coupled between the body terminal of the first transistor and the drain terminal of the second transistor, wherein the first compensation network establishes a path for current flowing between the body terminal of the first transistor and the drain terminal of the second transistor in a first direction and blocks current flowing in a second direction opposite to the first direction.Type: GrantFiled: May 12, 2020Date of Patent: February 23, 2021Assignee: INFINEON TECHNOLOGIES AGInventors: Semen Syroiezhin, Pablo Araujo Do Nascimento, Winfried Bakalski, Andrea Cattaneo, Jochen Essel, Oguzhan Oezdamar, Johannes Klaus Rimmelspacher, Valentyn Solomko, Danial Tayari, Andreas Wickmann
-
Publication number: 20200321957Abstract: A radio frequency switch includes a first transistor and a second transistor coupled together to establish a switchable RF path, and a first compensation network coupled between the body terminal of the first transistor and the drain terminal of the second transistor, wherein the first compensation network establishes a path for current flowing between the body terminal of the first transistor and the drain terminal of the second transistor in a first direction and blocks current flowing in a second direction opposite to the first direction.Type: ApplicationFiled: May 12, 2020Publication date: October 8, 2020Inventors: Semen Syroiezhin, Pablo Araujo Do Nascimento, Winfried Bakalski, Andrea Cattaneo, Jochen Essel, Oguzhan Oezdamar, Johannes Klaus Rimmelspacher, Valentyn Solomko, Danial Tayari, Andreas Wickmann
-
Patent number: 10680599Abstract: A radio frequency switch includes a first transistor and a second transistor coupled together to establish a switchable RF path, and a first compensation network coupled between the body terminal of the first transistor and the drain terminal of the second transistor, wherein the first compensation network establishes a path for current flowing between the body terminal of the first transistor and the drain terminal of the second transistor in a first direction and blocks current flowing in a second direction opposite to the first direction.Type: GrantFiled: April 3, 2019Date of Patent: June 9, 2020Assignee: INFINEON TECHNOLOGIES AGInventors: Semen Syroiezhin, Pablo Araujo Do Nascimento, Winfried Bakalski, Andrea Cattaneo, Jochen Essel, Oguzhan Oezdamar, Johannes Klaus Rimmelspacher, Valentyn Solomko, Danial Tayari, Andreas Wickmann
-
Patent number: 10158434Abstract: In accordance with an embodiment, a method for operating a radio frequency (RF) transceiver includes frequency-translating, using a local oscillator signal having a calibrated phase shift, a signal received at an antenna of an RF transceiver; filtering the frequency-translated signal using a programmable filter of the RF transceiver to produce a filtered frequency-translated signal; and changing a cutoff frequency of the programmable filter from a first cutoff frequency to a second cutoff frequency in response to the RF transceiver switching operation from a first mode to a second mode.Type: GrantFiled: October 24, 2016Date of Patent: December 18, 2018Assignee: INFINEON TECHNOLOGIES AGInventors: Saverio Trotta, Reinhard Wolfgang Jungmaier, Dennis Noppeney, Johann Peter Forstner, Ismail Nasr, Vadim Issakov, Andreas Wickmann
-
Publication number: 20180115371Abstract: In accordance with an embodiment, a method for operating a radio frequency (RF) transceiver includes frequency-translating, using a local oscillator signal having a calibrated phase shift, a signal received at an antenna of an RF transceiver; filtering the frequency-translated signal using a programmable filter of the RF transceiver to produce a filtered frequency-translated signal; and changing a cutoff frequency of the programmable filter from a first cutoff frequency to a second cutoff frequency in response to the RF transceiver switching operation from a first mode to a second mode.Type: ApplicationFiled: October 24, 2016Publication date: April 26, 2018Inventors: Saverio Trotta, Reinhard Wolfgang Jungmaier, Dennis Noppeney, Johann Peter Forstner, Ismail Nasr, Vadim Issakov, Andreas Wickmann
-
Patent number: 7965218Abstract: An electronic device is provided for analog to digital conversion using successive approximation. The device comprises a first ADC stage. The first ADC stage includes a first plurality of capacitors adapted to sample an input voltage, and adapted to be coupled to either a first reference signal level or a second reference signal level. At least one capacitor of the first plurality of capacitors is adapted to be left floating. A control stage is adapted to switch the at least one floating capacitor to the first reference signal level or the second reference signal level in response to an analog to digital conversion decision made by a second ADC stage.Type: GrantFiled: July 29, 2009Date of Patent: June 21, 2011Assignee: Texas Instruments Deutschland GmbHInventors: Frank Ohnhaeuser, Andreas Wickmann
-
Patent number: 7944387Abstract: An apparatus for analog-to-digital conversion using successive approximation is provided, which is adapted to be supplied with a single ended supply voltage. The device includes: a first analog-to-digital conversion stage including a first set of capacitors coupled with a side at a common node and adapted to sample an input voltage and to be coupled to either a first reference voltage level or a second reference voltage level, at least one capacitor of the first set of capacitors being adapted to be left floating, a control stage being adapted to connect the at least one floating capacitor to the first reference voltage level or the second reference voltage level in response to an analog-to-digital conversion decision made by a second analog-to-digital conversion stage. The first analog-to-digital conversion stage is operable to couple the common node to a supply voltage level, in particular ground, during analog-to-digital conversion.Type: GrantFiled: January 14, 2010Date of Patent: May 17, 2011Assignee: Texas InstrumentsDeutschland GmbHInventors: Frank Ohnhaeuser, Andreas Wickmann
-
Patent number: 7773024Abstract: A method for analog-to-digital conversion is provided using successive approximation and a plurality of capacitors including a first set of capacitors and a second set of capacitors, a first side of each of the plurality of capacitors being coupled to a common node. The method includes sampling an input voltage on the first set of capacitors, after the step of sampling leaving a side of at least one capacitor of the first set of capacitors floating, coupling a capacitor of the first set of capacitors, which is not floating, with a capacitor of the second set of capacitors so as to redistribute the charge on the coupled capacitors, comparing the voltage on the common node with a comparator reference voltage level to receive a comparison result to be used for a bit decision, and switching the floating side of the floating capacitor of the first set of capacitors to either a first reference voltage or a second reference voltage in accordance with the bit decision.Type: GrantFiled: July 15, 2008Date of Patent: August 10, 2010Assignee: Texas Instruments Deutschland GmbHInventors: Frank Ohnhauser, Andreas Wickmann
-
Publication number: 20100194619Abstract: An apparatus for analog-to-digital conversion using successive approximation is provided, which is adapted to be supplied with a single ended supply voltage. The device includes: a first analog-to-digital conversion stage including a first set of capacitors coupled with a side at a common node and adapted to sample an input voltage and to be coupled to either a first reference voltage level or a second reference voltage level, at least one capacitor of the first set of capacitors being adapted to be left floating, a control stage being adapted to connect the at least one floating capacitor to the first reference voltage level or the second reference voltage level in response to an analog-to-digital conversion decision made by a second analog-to-digital conversion stage. The first analog-to-digital conversion stage is operable to couple the common node to a supply voltage level, in particular ground, during analog-to-digital conversion.Type: ApplicationFiled: January 14, 2010Publication date: August 5, 2010Applicant: TEXAS INSTRUMENTS INCORPORATEDInventors: Frank Ohnhaeuser, Andreas Wickmann
-
Publication number: 20100026546Abstract: An electronic device is provided for analog to digital conversion using successive approximation. The device comprises a first ADC stage. The first ADC stage includes a first plurality of capacitors adapted to sample an input voltage, and adapted to be coupled to either a first reference signal level or a second reference signal level. At least one capacitor of the first plurality of capacitors is adapted to be left floating. A control stage is adapted to switch the at least one floating capacitor to the first reference signal level or the second reference signal level in response to an analog to digital conversion decision made by a second ADC stage.Type: ApplicationFiled: July 29, 2009Publication date: February 4, 2010Applicant: Texas Instruments Deutschland GmbHInventors: Frank Ohnhaeuser, Andreas Wickmann
-
Publication number: 20090027251Abstract: A method for analog-to-digital conversion is provided using successive approximation and a plurality of capacitors comprising a first set of capacitors and a second set of capacitors, a first side of each of the plurality of capacitors being coupled to a common node. The method comprises sampling an input voltage on the first set of capacitors, after the step of sampling leaving a side of at least one capacitor of the first set of capacitors floating, coupling a capacitor of the first set of capacitors, which is not floating, with a capacitor of the second set of capacitors so as to redistribute the charge on the coupled capacitors, comparing the voltage on the common node with a comparator reference voltage level to receive a comparison result to be used for a bit decision, and switching the floating side of the floating capacitor of the first set of capacitors to either a first reference voltage or a second reference voltage in accordance with the bit decision.Type: ApplicationFiled: July 15, 2008Publication date: January 29, 2009Applicant: TEXAS INSTRUMENTS DEUTSCHLAND GMBHInventors: Frank Ohnhauser, Andreas Wickmann