Patents by Inventor Andrej A. Zolotykh
Andrej A. Zolotykh has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 8160242Abstract: An apparatus including an initialization circuit and a hash computation circuit. The initialization circuit may be configured to present a number of initialization values. The hash computation circuit may be configured to generate hash values for the message in response to the padded message blocks and the initialization values. The hash computation circuit generally performs a diagonal cut technique that simultaneously uses values from a plurality of different cycle rounds in a single cycle round analog.Type: GrantFiled: October 7, 2008Date of Patent: April 17, 2012Assignee: LSI CorporationInventors: Mikhail Grinchuk, Anatoli Bolotov, Lay D. Ivanovic, Andrej A. Zolotykh, Alexei V. Galatenko
-
Publication number: 20100086127Abstract: An apparatus including an initialization circuit and a hash computation circuit. The initialization circuit may be configured to present a number of initialization values. The hash computation circuit may be configured to generate hash values for the message in response to the padded message blocks and the initialization values. The hash computation circuit generally performs a diagonal cut technique that simultaneously uses values from a plurality of different cycle rounds in a single cycle round analog.Type: ApplicationFiled: October 7, 2008Publication date: April 8, 2010Inventors: Mikhail Grinchuk, Anatoli Bolotov, Lav D. Ivanovic, Andrej A. Zolotykh, Alexei V. Galatenko
-
Patent number: 7568175Abstract: A method and apparatus for calculating ramptime propagation for integrated circuit layout patterns having pins interconnected in an oriented graph in one or more closed loops is described. Ramptime values are calculated for a first set of the pins, which are not connected to a closed loop while leaving a second set of the pins with unknown ramptime values. One or more closed loops are identified by backtracking from the pins in the second set with unknown ramptime values. A ramptime value for each pin in the one or more closed loops is calculated iteratively.Type: GrantFiled: June 1, 2007Date of Patent: July 28, 2009Assignee: LSI CorporationInventors: Andrej A. Zolotykh, Elyar E. Gasanov, Alexei V. Galatenko, Ilya V. Lyalin
-
Patent number: 7496870Abstract: The present disclosure is directed to a method of selecting cells in an integrated circuit for logic restructuring of an original design. The original design includes a set of parameters. The method includes forming a restructuring set that will include the selected cells for logic restructuring, and a candidate set. The restructuring set includes restructuring cells with an initial cell. The restructuring set is adapted to accept additional cells identified as restructuring cells. The candidate set is adapted to include candidate cells, where each candidate cell in the candidate set is connected to at least one of the restructuring cells in the restructuring set. The candidate set is adapted to remove candidate cells from the candidate set. The restructuring set is adapted to accept selected removed candidate cells as identified restructuring cells if a corresponding parameter is included in the set of parameters.Type: GrantFiled: October 20, 2006Date of Patent: February 24, 2009Assignee: LSI CorporationInventors: Iliya V. Lyalin, Andrej A. Zolotykh, Elyar E. Gasanov, Alexei V. Galatenko
-
Patent number: 7398486Abstract: The present invention provides a new approach and algorithm to optimize various design parameters in global routing. According to an exemplary aspect of the present invention, marked trees are first preprocessed. For every vertex incident to leaves, one may go through the list of its leaves, and if two leaves have the same mark one may leave only one of them. After that whether homeomorphism exists may be determined. The reason behind selecting such homeomorphic pairs is as follows: adding or removing a vertex of degree 2 as well as adding or removing a new leaf (variable) does not significantly modify routing (in this case all routing transformations are in essence splitting and merging routing trees). After the selection of applicable transformations, one may apply them to optimize design parameters.Type: GrantFiled: March 17, 2004Date of Patent: July 8, 2008Assignee: LSI CorporationInventors: Alexei V. Galatenko, Elyar E. Gasanov, Andrej A. Zolotykh
-
Patent number: 7257791Abstract: Buffers are inserted into an integrated circuit chip design using a table that identifies buffer types based on buffer height, input capacitance, output capacitance and ramptime. A buffer routing tree is created having root, internal and leaf vertices. For each internal vertex, the initial circuit parameters are compared to circuit parameters associated with buffers identified in the table to identify whether a buffer identified in the table can be inserted to the respective internal vertex. If it can, an optimal insertable buffer is selected from the table and inserted to a selected internal vertex based at least in part on the comparison results. Also described is a computer process of creating the buffer type table.Type: GrantFiled: November 19, 2004Date of Patent: August 14, 2007Assignee: LSI CorporationInventors: Alexei V. Galatenko, Elyar E. Gasanov, Andrej A. Zolotykh, Iliya V. Lyalin
-
Patent number: 7246336Abstract: A method for calculating ramptime propagation for integrated circuit layout patterns having pins interconnected in an oriented graph in one or more closed loops is described. Ramptime values are calculated for a first set of the pins, which are not connected to a closed loop while leaving a second set of the pins with unknown ramptime values. One or more closed loops are identified by backtracking from the pins in the second set with unknown ramptime values. A ramptime value for each pin in the one or more closed loops is calculated iteratively.Type: GrantFiled: December 3, 2004Date of Patent: July 17, 2007Assignee: LSI CorporationInventors: Andrej A. Zolotykh, Elyar E. Gasanov, Alexei V. Galatenko, Ilya V. Lyalin
-
Patent number: 7146591Abstract: The present disclosure is directed to a method of selecting cells in an integrated circuit for logic restructuring of an original design. The original design includes a set of parameters. The method includes forming a restructuring set that will include the selected cells for logic restructuring, and a candidate set. The restructuring set includes restructuring cells with an initial cell. The restructuring set is adapted to accept additional cells identified as restructuring cells. The candidate set is adapted to include candidate cells, where each candidate cell in the candidate set is connected to at least one of the restructuring cells in the restructuring set. The candidate set is adapted to remove candidate cells from the candidate set. The restructuring set is adapted to accept selected removed candidate cells as identified restructuring cells if a corresponding parameter is included in the set of parameters.Type: GrantFiled: November 19, 2004Date of Patent: December 5, 2006Assignee: LSI Logic CorporationInventors: Iliya V. Lyalin, Andrej A. Zolotykh, Elyar E. Gasanov, Alexei V. Galatenko
-
Patent number: 7111267Abstract: An iterative process assigns nodes of a new logical tree to positions in a space that was previously assigned to an old logical tree equivalent to the new logical tree. A path in the new tree is identified for an essential node of the new tree. Coordinates of a position in the space are identified for an old tree node that is equivalent to a son of the essential node. Coordinates are iteratively identified for each node in the new tree path using a free space algorithm and based on the nodes of the new tree path and the coordinates identified for the old tree node that is equivalent to the son of the essential node. If all sons of the essential node are leaves of the new tree, the old tree node is a leaf node equivalent to the son. Otherwise, the old tree node is identified in a prior iteration.Type: GrantFiled: August 27, 2004Date of Patent: September 19, 2006Assignee: LSI Logic CorporationInventors: Elyar E. Gasanov, Iliya V. Lyalin, Alexei V. Galatenko, Andrej A. Zolotykh
-
Patent number: 6868536Abstract: The present invention is directed to a system and method of finding Boolean symmetries. In aspects of the present invention, a method, system and computer-readable medium constructs a symmetry tree for any Boolean function. A data structure which describes groups of commutative variables of a Boolean function is called a symmetry tree of the Boolean function.Type: GrantFiled: November 19, 2002Date of Patent: March 15, 2005Assignee: LSI Logic CorporationInventors: Elyar E. Gasanov, Andrej A. Zolotykh, Aiguo Lu
-
Patent number: 6810515Abstract: A process of optimizing setup and hold time violations comprising resynthesis of data and clock logics coupled to pins of the integrated circuit to optimize setup time violations, and resynthesizing data and clock logics coupled to pins of the integrated circuit to optimize hold time violations. Optimization of setup time violations is performed by resynthesis of the clock logics of each pin having a setup time violation to optimize the setup time violations, then resynthesis of the data logics of each pin having a setup time violation to optimize the setup time violations, and then resynthesis of the clock logics of each pin having a setup time violation to optimize the setup time violations. The hold time violations are then optimized by resynthesizing the data logics to optimize the hold time violations, and then resynthesizing the clock logics to optimize the hold time violations.Type: GrantFiled: September 25, 2002Date of Patent: October 26, 2004Assignee: LSI Logic CorporationInventors: Aiguo Lu, Ivan Pavisic, Andrej A. Zolotykh, Elyar E. Gasanov
-
Publication number: 20040098676Abstract: The present invention is directed to a system and method of finding Boolean symmetries. In aspects of the present invention, a method, system and computer-readable medium constructs a symmetry tree for any Boolean function. A data structure which describes groups of commutative variables of a Boolean function is called a symmetry tree of the Boolean function.Type: ApplicationFiled: November 19, 2002Publication date: May 20, 2004Inventors: Elyar E. Gasanov, Andrej A. Zolotykh, Aiguo Lu
-
Publication number: 20040060012Abstract: A process of optimizing setup and hold time violations comprising resynthesis of data and clock logics coupled to pins of the integrated circuit to optimize setup time violations, and resynthesizing data and clock logics coupled to pins of the integrated circuit to optimize hold time violations. Optimization of setup time violations is performed by resynthesis of the clock logics of each pin having a setup time violation to optimize the setup time violations, then resynthesis of the data logics of each pin having a setup time violation to optimize the setup time violations, and then resynthesis of the clock logics of each pin having a setup time violation to optimize the setup time violations. The hold time violations are then optimized by resynthesizing the data logics to optimize the hold time violations, and then resynthesizing the clock logics to optimize the hold time violations.Type: ApplicationFiled: September 25, 2002Publication date: March 25, 2004Inventors: Aiguo Lu, Ivan Pavisic, Andrej A. Zolotykh, Elyar E. Gasanov
-
Patent number: 6701503Abstract: The present invention is directed to a system and method for providing an overlap remover manager. A method for removing overlaps in a circuit design for an integrated circuit may include initiating an overlap remover manager, wherein the overlap remover manager is suitable for moving cells of an integrated circuit design to remove cell overlaps. A search for critical wires is performed and a determination is made of which violated moves of cells caused at least one critical wire. A determined violated move of the cells is rolled back and the overlap remover manager employed to remove overlaps between rolled back cells.Type: GrantFiled: February 7, 2002Date of Patent: March 2, 2004Assignee: LSI Logic CorporationInventors: Andrey A. Nikitin, Elyar E. Gasanov, Andrej A. Zolotykh
-
Patent number: 6701493Abstract: A method of testing a floor plan for an integrated circuit prior to resynthesis includes attempting to construct a least-penalty path connecting pins of each long distance pin pair in the floor plan to determine whether the floor plan has an unreachable pin; and if the least-penalty path is constructed, then attempting to construct a least-penalty path connecting pins of each long distance pin pair in the floor plan to determine whether the floor plan has a bottleneck.Type: GrantFiled: March 27, 2002Date of Patent: March 2, 2004Assignee: LSI Logic CorporationInventors: Elyar E. Gasanov, Andrej A. Zolotykh, Ivan Pavisic, Aiguo Lu
-
Patent number: 6681373Abstract: The present invention includes methods for optimizing integrated circuit design by identifying a buffer tree in the integrated circuit design, the buffer tree having a plurality of vertices, each representing one of a buffer and an inverter, and also having branches, between the vertices, each representing an electrical connection. A plurality of optimization devices are applied in a random sequence to the vertices of the buffer tree. Such devices can include, for example, cell type modification; insertion of one buffer; insertion of several buffers; interchange of two grandchildren; making a grandchild into a child; making a child a grandchild; interchanging a child and a grandchild; eliminating two inverters; removing one buffer; removing more than one buffer; and removing two inverters.Type: GrantFiled: October 2, 2000Date of Patent: January 20, 2004Assignee: LSI Logic CorporationInventors: Andrej A. Zolotykh, Elyar E. Gasanov, Alexander S. Podkolzin, Valery B. Kudryavtsev
-
Patent number: 6651239Abstract: A change, such as an ECO, is transformed to a gate-level netlist. The change is incorporated in cells of a synthesizable source design. A domain is defined in the netlist that contains cells that are equivalent to the cells of the source design that incorporate the change. The cells of the synthesizable source design that incorporate the change are substituted for the domain in the netlist. The substituted synthesizable source design domain is resynthesized into the gate-level netlist that includes the change.Type: GrantFiled: November 13, 2001Date of Patent: November 18, 2003Assignee: LSI Logic CorporationInventors: Andrey A. Nikitin, Andrej A. Zolotykh, Nikola Radovanovic
-
Patent number: 6637011Abstract: The present invention is a method for searching an identity base for identities that can be applied to a given formula. The method includes transforming the formulas from an identity base into a standard form, creating a set of code words for said identity base, constructing a lexicographical tree of a code word set of said identity base, and outputting a list of formula numbers from said identity base.Type: GrantFiled: October 2, 2000Date of Patent: October 21, 2003Assignee: LSI Logic CorporationInventors: Andrej A. Zolotykh, Elyar E. Gasanov, Alexander S. Podkolzin, Valery B. Kudryavtsev
-
Patent number: 6637016Abstract: A method for selectively placing cells of an application-specific integrated circuit on a substrate surface, including the steps of defining a grid covering a substrate surface, assigning cells to the grid to provide old x and y coordinates of the cells relative to the grid, grouping the cells by function to provide functional regions within the grid, determining a density map of the surface of the substrate in all the functional regions within the grid, determining free space of the grid on the surface of the substrate relative to the density map, and assigning new cells to the free space of the grid on the substrate surface to provide an application specific integrated circuit. Use of the method provides improved layout of an integrated circuit with minimal cell congestion or overlapping.Type: GrantFiled: April 25, 2001Date of Patent: October 21, 2003Assignee: LSI Logic CorporationInventors: Elyar E. Gasanov, Andrej A. Zolotykh, Ivan Pavisic, Aiguo Lu
-
Publication number: 20030188274Abstract: A method of testing a floor plan for an integrated circuit prior to resynthesis includes attempting to construct a least-penalty path connecting pins of each long distance pin pair in the floor plan to determine whether the floor plan has an unreachable pin; and if the least-penalty path is constructed, then attempting to construct a least-penalty path connecting pins of each long distance pin pair in the floor plan to determine whether the floor plan has a bottleneck.Type: ApplicationFiled: March 27, 2002Publication date: October 2, 2003Inventors: Elyar E. Gasanov, Andrej A. Zolotykh, Ivan Pavisic, Aiguo Lu