Patents by Inventor Andrej Kocev
Andrej Kocev has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 11023241Abstract: Systems and methods selectively bypass address-generation hardware in processor instruction pipelines. In an embodiment, a processor includes an address-generation stage and an address-generation-bypass-determination unit (ABDU). The ABDU receives a load/store instruction. If an effective address for the load/store instruction is not known at the ABDU, the ABDU routes the load/store instruction via the address-generation stage of the processor. If, however, the effective address of the load/store instruction is known at the ABDU, the ABDU routes the load/store instruction to bypass the address-generation stage of the processor.Type: GrantFiled: August 21, 2018Date of Patent: June 1, 2021Assignee: Advanced Micro Devices, Inc.Inventors: Andrej Kocev, Jay Fleischman, Kai Troester, Johnny C. Chu, Tim J. Wilkens, Neil Marketkar, Michael W. Long
-
Publication number: 20200065108Abstract: Systems and methods selectively bypass address-generation hardware in processor instruction pipelines. In an embodiment, a processor includes an address-generation stage and an address-generation-bypass-determination unit (ABDU). The ABDU receives a load/store instruction. If an effective address for the load/store instruction is not known at the ABDU, the ABDU routes the load/store instruction via the address-generation stage of the processor. If, however, the effective address of the load/store instruction is known at the ABDU, the ABDU routes the load/store instruction to bypass the address-generation stage of the processor.Type: ApplicationFiled: August 21, 2018Publication date: February 27, 2020Inventors: ANDREJ KOCEV, JAY FLEISCHMAN, KAI TROESTER, JOHNNY C. CHU, TIM J. WILKENS, NEIL MARKETKAR, MICHAEL W. LONG
-
Patent number: 8438416Abstract: A system and method for dynamic function based power control is disclosed. In one embodiment, a system includes a bridge unit having a memory controller and a communication hub coupled to the memory controller. The system further includes a power management unit, wherein the power management unit is configured to clock-gate the communication hub responsive to determining that each of a plurality of processor cores are in an idle state and that an I/O interface unit has been idle for an amount of time exceeding a first threshold. The power management unit is further configured to clock-gate the memory controller responsive to clock-gating the communication hub and determining that a memory coupled to the memory controller is in a first low power state. The power management unit may also perform power-gating of functional units subsequent to clock-gating the same.Type: GrantFiled: October 21, 2010Date of Patent: May 7, 2013Assignee: Advanced Micro Devices, Inc.Inventors: Andrej Kocev, Alexander Branover
-
Publication number: 20120102344Abstract: A system and method for dynamic function based power control is disclosed. In one embodiment, a system includes a bridge unit having a memory controller and a communication hub coupled to the memory controller. The system further includes a power management unit, wherein the power management unit is configured to clock-gate the communication hub responsive to determining that each of a plurality of processor cores are in an idle state and that an I/O interface unit has been idle for an amount of time exceeding a first threshold. The power management unit is further configured to clock-gate the memory controller responsive to clock-gating the communication hub and determining that a memory coupled to the memory controller is in a first low power state. The power management unit may also perform power-gating of functional units subsequent to clock-gating the same.Type: ApplicationFiled: October 21, 2010Publication date: April 26, 2012Inventors: Andrej Kocev, Alexander Branover
-
Patent number: 8135935Abstract: A method and apparatus for implementation of error correction code (ECC) checking in non-ECC-compliant components. The method includes receiving a logical address, wherein the logical address maps to first and second physical addresses of a memory. The first and second physical addresses of the memory correspond to memory locations that store data and a corresponding ECC, respectively. The method further comprises translating the logical address into the first and second physical addresses, accessing the data over a data path, separately accessing the ECC over the same data path, and checking the integrity of the data using the ECC.Type: GrantFiled: March 20, 2007Date of Patent: March 13, 2012Assignee: Advanced Micro Devices, Inc.Inventors: Michael John Haertel, R. Stephen Polzin, Andrej Kocev, Maurice Bennet Steinman
-
Patent number: 7831800Abstract: A processor system (100) includes a central processing unit (102) and a prefetch engine (110). The prefetch engine (110) is coupled to the central processing unit (102). The prefetch engine (110) is configured to detect, when data associated with the central processing unit (102) is read from a memory (114), a stride pattern in an address stream based upon whether sums of a current stride and a previous stride are equal for a number of consecutive reads. The prefetch engine (110) is also configured to prefetch, for the central processing unit (102), data from the memory (114) based on the detected stride pattern.Type: GrantFiled: May 17, 2007Date of Patent: November 9, 2010Inventor: Andrej Kocev
-
Publication number: 20080295097Abstract: A technique of shared resource handling for multiple devices includes determining a first lifetime of a first transaction associated with an active first device, included within the multiple devices. The technique also includes assigning at least a portion of a first system resource to the active first device for use in the first transaction, when the first lifetime corresponds to a long-lifetime. Finally, the technique includes assigning at least a portion of a second system resource to the active first device for use in the first transaction, when the first lifetime corresponds to a short-lifetime. In this case, the second system resource was previously reserved to one or more inactive second devices, included within the multiple devices.Type: ApplicationFiled: May 24, 2007Publication date: November 27, 2008Applicant: ADVANCED MICRO DEVICES, INC.Inventor: Andrej Kocev
-
Publication number: 20080288751Abstract: A processor system (100) includes a central processing unit (102) and a prefetch engine (110). The prefetch engine (110) is coupled to the central processing unit (102). The prefetch engine (110) is configured to detect, when data associated with the central processing unit (102) is read from a memory (114), a stride pattern in an address stream based upon whether sums of a current stride and a previous stride are equal for a number of consecutive reads. The prefetch engine (110) is also configured to prefetch, for the central processing unit (102), data from the memory (114) based on the detected stride pattern.Type: ApplicationFiled: May 17, 2007Publication date: November 20, 2008Applicant: ADVANCED MICRO DEVICES, INC.Inventor: Andrej Kocev
-
Publication number: 20080235485Abstract: A method and apparatus for implementation of error correction code (ECC) checking in non-ECC-compliant components. The method includes receiving a logical address, wherein the logical address maps to first and second physical addresses of a memory. The first and second physical addresses of the memory correspond to memory locations that store data and a corresponding ECC, respectively. The method further comprises translating the logical address into the first and second physical addresses, accessing the data over a data path, separately accessing the ECC over the same data path, and checking the integrity of the data using the ECC.Type: ApplicationFiled: March 20, 2007Publication date: September 25, 2008Inventors: Michael John Haertel, R. Stephen Polzin, Andrej Kocev, Maurice Bennet Steinman
-
Patent number: 7099978Abstract: A method and system for completing pending I/O device reads by periodically stalling the issuance of I/O device accesses by a program in a multiple-processor computer system.Type: GrantFiled: September 15, 2003Date of Patent: August 29, 2006Assignee: Hewlett-Packard Development Company, LP.Inventors: Samuel H. Duncan, Andrej Kocev, David T. Mayo
-
Publication number: 20050081075Abstract: A system, carrier medium and method for adjusting an expiration period are provided herein. In one embodiment, the system includes a timing logic unit coupled to produce a predetermined number of pulses in response to a transaction request transmitted from a source device to a target device coupled within or external to the system. In general, the timing logic unit is configured to generate a time expired signal upon producing a last one of the predetermined number of pulses. The system may also include a processor for executing program instructions configured to programmably alter a rate at which the predetermined number of pulses are produced by the timing logic unit. In this manner, the system is configured to adjust an expiration period for completing a transaction cycle associated with the transaction request.Type: ApplicationFiled: October 14, 2003Publication date: April 14, 2005Inventors: Andrej Kocev, Jeff Wilcox
-
Publication number: 20050060473Abstract: A method and system for completing pending I/O device reads by periodically stalling the issuance of I/O device accesses by a program in a multiple-processor computer system.Type: ApplicationFiled: September 15, 2003Publication date: March 17, 2005Inventors: Samuel Duncan, Andrej Kocev, David Mayo
-
Patent number: 6701387Abstract: A method and apparatus for accommodating the speed requirements of a DMA read request from PCI protocol I/O devices attached via a DMA to a multiprocessor system mesh. A bridge between the device controller and the mesh is described which buffers the data from the memory in cache lines from which the data is delivered finally to the I/O device. The system is adaptive in that the number of cache lines required in past reads are remembered and used to determine if the number of cache lines is reduced or increased.Type: GrantFiled: August 31, 2000Date of Patent: March 2, 2004Assignee: Hewlett-Packard Development Company, L.P.Inventors: Roger Pannel, David W. Hartwell, Samuel H. Duncan, Rajen Ramchandani, Andrej Kocev, Jeffrey Willcox, Steven Ho
-
Publication number: 20020087614Abstract: A method and system for controlling the operations of a multi-processor system in a programmable fashion that allows tuning of the operational flow including support for hot swapping. A system control register or registers with a plurality of fields are defined to allocate system resources available at I/O ports to anticipated transactions at those ports. The control register(s) fields may include, for each port, the number of direct memory access engines available to support transactions, the number of cache lines available for requested data, the priorities of the anticipated transactions, etc. One field supports hot swapping wherein the registers, memory and cache contents and status are flushed and stored and the system directory is updated. Also, and the status of data with respect to the swapped assembly is updated to inform the system.Type: ApplicationFiled: August 31, 2001Publication date: July 4, 2002Inventors: Andrej Kocev, Samuel H. Duncan, Steven Ho