Patents by Inventor Andrew Ford

Andrew Ford has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).

  • Publication number: 20080209133
    Abstract: A data processing apparatus and method are provided for managing cache coherency. The data processing apparatus comprises a plurality of processing units, each having a cache associated therewith, and each cache having indication circuitry containing segment filtering data. The indication circuitry is responsive to an address portion of an address specified by an access request from an associated processing unit to reference the segment filtering data in order to provide, for each of at least a subset of the segments of the associated cache, an indication as to whether the data is either definitely not stored in that segment or is potentially stored in that segment. Further, in accordance with the present invention, cache coherency circuitry is provided which employs a cache coherency protocol to ensure data accessed by each processing unit is up-to-date.
    Type: Application
    Filed: February 22, 2007
    Publication date: August 28, 2008
    Applicant: ARM Limited
    Inventors: Emre Ozer, Stuart David Biles, Simon Andrew Ford
  • Publication number: 20080195856
    Abstract: A programmer 10 for a target device 16 is provided with a mass storage interface 12 for connecting to a host 2 so as to appear as a mass storage device to the host 2. A target programmer 18 is responsive to an image transferred from the host 2 to the programmer 10 to apply that image to the target device 16.
    Type: Application
    Filed: July 2, 2007
    Publication date: August 14, 2008
    Inventors: Simon Andrew Ford, Christopher James Styles
  • Publication number: 20080189086
    Abstract: A system and method are provided for modelling a hardware component of a data processing apparatus in order to generate an output identifying a value of an observable property of the hardware component. The system comprises a component model for modelling aspects of the hardware component, and feature extraction logic for extending the component model to cause the component model when executing to output one or more features identifying execution behaviour of the component model. A statistical model is then arranged to receive the one or more features output by the component model, and to generate the output dependent on said one or more features.
    Type: Application
    Filed: January 14, 2008
    Publication date: August 7, 2008
    Applicant: ARM Limited
    Inventors: Simon Andrew Ford, Paul Halliday Peeling
  • Publication number: 20080133897
    Abstract: A diagnostic method is described for generating diagnostic data relating to processing of an instruction stream, wherein said instruction stream has been compiled from a source instruction stream to include multiple threads, said method comprising the steps of: (i) initiating a diagnostic procedure in which at least a portion of said instruction stream is executed; (ii) controlling a scheduling order for executing instructions within said at least a portion of said instruction stream to cause execution of a sequence of thread portions, said sequence being determined in response to one or more rules, at least one of said rules defining an order of execution of said thread portions to follow an order of said source instruction stream. In this way, the diagnostic method can generate a debug view of a parallelised program which is the same as, or at least similar to, a debug view which would be provided when debugging the original non-parallelised program.
    Type: Application
    Filed: October 9, 2007
    Publication date: June 5, 2008
    Applicant: ARM Limited
    Inventors: Alastair David Reid, Simon Andrew Ford, Katherine Elizabeth Kneebone
  • Publication number: 20080097713
    Abstract: A circuit for a data processing apparatus is disclosed, said circuit comprising a data input operable to receive digital signal values, said circuit comprising: spurious signal detection logic operable to monitor a digital signal value within said circuit, and determine at least one of: a safe time window during which it is expected that said digital signal values input into said circuit may cause data transitions in said monitored digital signal value and a transition time window in which it is expected a data transition will occur; and in response to detecting either a data transition in said monitored digital signal value outside of said at least one safe time window or no data transition in said transition window, said spurious signal detection logic is operable to output a detection signal.
    Type: Application
    Filed: September 17, 2007
    Publication date: April 24, 2008
    Applicant: ARM Limited
    Inventors: Simon Andrew Ford, David Michael Bull, Alastair David Reid
  • Publication number: 20080098208
    Abstract: A method is disclosed for transforming a portion of a computer program comprising a list of sequential instructions comprising control code and data processing code and a program separation indicator indicating a point where said sequential instructions may be divided to form separate sections that are capable of being separately executed and that each comprise different data processing code.
    Type: Application
    Filed: September 11, 2007
    Publication date: April 24, 2008
    Applicants: ARM Limited
    Inventors: Alastair David Reid, Simon Andrew Ford, Yuan Lin
  • Publication number: 20080098262
    Abstract: An asymmetric multiprocessor apparatus 2 is provided in which respective slave diagnostic units 20, 22, 24 are associated with corresponding execution mechanisms 6, 8, 10. A master diagnostic unit 26 tracks the migration of thread execution between the different execution mechanisms 6, 8, 10 so that the execution of a given thread can be followed by the diagnostic mechanisms 20, 22, 24, 26 and this information provided to the programmer. The execution mechanisms 6, 8, 10 can be diverse such as a general purpose processor 6, a DMA unit 12, a coprocessor, an VLIW processor, a digital signal processor 8 and a hardware accelerator 10. The asymmetric multiprocessor apparatus 2 will also typically include an asymmetric memory hierarchy such as including two or more of a global memory, a shared memory 16, a private memory 18 and a cache memory 14.
    Type: Application
    Filed: October 18, 2007
    Publication date: April 24, 2008
    Applicant: ARM LIMITED
    Inventors: Simon Andrew Ford, Alastair David Reid, Katherine Elizabeth Kneebone, Edmund Grimley-Evans
  • Publication number: 20080098207
    Abstract: A diagnostic method for outputting diagnostic data relating to processing of instruction streams stemming from a computer program, at least some of said instructions streams comprising multiple threads is disclosed. The method comprises the steps of: (i) receiving diagnostic data; (ii) reordering said received diagnostic data in dependence upon reordering data, said reordering data comprising data relating to said computer program; and (iii) outputting said reordered diagnostic data. In general, the instructions streams are processed by a plurality of processing units arranged to process at least some of said instructions in parallel, said diagnostic data being received from said plurality of processing units.
    Type: Application
    Filed: September 11, 2007
    Publication date: April 24, 2008
    Inventors: Alastair David Reid, Simon Andrew Ford, Katherine Elizabeth Kneebone
  • Patent number: 7350058
    Abstract: A data processing system 2 is provided which supports shift-and-insert instructions SLI, SRI which serve to shift a source data value by a specified shift amount and then insert bits from that shifted value other than the shifted-in bits into a destination value with the remaining bits within that destination value being unaltered.
    Type: Grant
    Filed: August 30, 2004
    Date of Patent: March 25, 2008
    Assignee: ARM Limited
    Inventors: Paul Matthew Carpenter, Simon Andrew Ford
  • Patent number: 7219214
    Abstract: A data processing apparatus and method are provided for moving data between registers and memory. The data processing apparatus comprises a register data store having a plurality of registers operable to store data elements. A processor is operable to perform in parallel a data processing operation on multiple data elements occupying different lanes of parallel processing in at least one of the registers. Access logic is provided which is responsive to a single access instruction to move a plurality of data elements between a chosen one of the lanes in specified registers and a structure within memory having a structure format, the structure format having a plurality of components.
    Type: Grant
    Filed: July 13, 2004
    Date of Patent: May 15, 2007
    Assignee: ARM Limited
    Inventors: Simon Andrew Ford, Dominic Hugo Symes, Andrew Christopher Rose, David Raymond Lutz, Christopher Neal Hinds
  • Patent number: 7219215
    Abstract: A data processing apparatus and method are provided for moving data between registers and memory. The data processing apparatus comprises a register data store having a plurality of registers operable to store data elements. A processor is operable to perform in parallel a data processing operation on multiple data elements accessed in at least one of the registers. Access logic is operable in response to a single access instruction to move a plurality of data elements between specified registers and a continuous block of memory in which data elements are stored as an array of structures having a structure format, the structure format having a plurality of components. The single access instruction identifies the number of components in the structure format, and the access logic is further operable to rearrange the plurality of data elements as they are moved such that each specified register stores data elements of one component whilst in memory the data elements are stored as the array of structures.
    Type: Grant
    Filed: July 13, 2004
    Date of Patent: May 15, 2007
    Assignee: ARM Limited
    Inventors: Simon Andrew Ford, Dominic Hugo Symes, Andrew Christopher Rose, David Raymond Lutz, Christopher Neal Hinds
  • Patent number: 7210023
    Abstract: The present invention provides a data processing apparatus and method for performing aligned access operations. The data processing apparatus comprises a register data store having a plurality of registers operable to store data elements, and a processor operable to perform a data processing operation on one or more data elements accessed in at least one of the registers. Further, access logic is provided which is operable in response to an access instruction to perform an access operation in order to move a number of data elements between specified registers and a portion of a memory, the portion having a start address specified by the access instruction. Further, the access instruction has an alignment specifier associated therewith which is settable either to a first value or one of a plurality of second values.
    Type: Grant
    Filed: July 13, 2004
    Date of Patent: April 24, 2007
    Assignee: ARM Limited
    Inventors: Andrew Christopher Rose, Simon Andrew Ford, Dominic Hugo Symes, David James Seal
  • Publication number: 20070056145
    Abstract: A protective guard for a clamping device includes structure for physically separating an end of a band portion of the clamping device from an object or body part that may come in contact with the end. The protective guard can include one or more moveable or statically positioned tabs for inhibiting contact of an object or body part with the end.
    Type: Application
    Filed: September 8, 2006
    Publication date: March 15, 2007
    Inventors: MATTHEW STILLINGS, DANIEL NELSON, ANDREW FORD, TERESA ABBOTT
  • Patent number: 7145480
    Abstract: A data processing apparatus and method are provided for performing in parallel a data processing operation on data elements. The data processing apparatus comprises a register data store having a plurality of registers operable to store data elements, and processing logic operable to perform data processing operations on data elements. A decoder is operable to decode a data processing instruction, the data processing instruction identifying a lane size and a data element size, the lane size being a multiple of the data element size. Further, the decoder is operable to control the processing logic to define based on the lane size a number of lanes of parallel processing in at least one of the registers, and the processing logic is operable to perform in parallel a data processing operation on the data elements within each lane of parallel processing. This provides significantly improved flexibility in the performance of SIMD operations.
    Type: Grant
    Filed: July 13, 2004
    Date of Patent: December 5, 2006
    Assignee: ARM Limited
    Inventors: Simon Andrew Ford, Dominic Hugo Symes
  • Publication number: 20050113820
    Abstract: In an electrosurgical generator for generating radio frequency power, the generator comprises a radio frequency output stage having three or more output connections, one or more sources of output power coupled to the output stage, and a controller operable to cause the generator to supply a first cutting RF waveform to the output connections or a second coagulating RF waveform to the output connections. In a combined mode, the controller causes the generator to deliver both first and second RF waveforms, the controller including means for feeding the waveforms to the output connections such that the first RF waveform is delivered between a first pair of the output connections, and the second RF waveform is delivered between a second pair of the output connections. The combined mode is adjustable between various settings, each setting having a different proportion of the first and second RF waveforms.
    Type: Application
    Filed: December 8, 2004
    Publication date: May 26, 2005
    Applicant: Gyrus Medical Limited
    Inventors: Colin Goble, Andrew Ford, Michael Newton
  • Patent number: 5723135
    Abstract: The present invention features a method of making a gel cosmetic stick. The method comprises first mixing a particulate dibenzylidene alditol with a liquid vehicle which contains an antiperspirant salt dissolved therein to form a uniform dispersion. The dibenzylidene alditol is mixed with the liquid vehicle at a temperature sufficiently low, preferably below 50.degree. C., so that substantially none of the dibenzylidene alditol dissolves in the liquid vehicle. This dispersion may comprise a commercial size quantity, typically greater than 200 kg. A portion of this dispersion, typically a relatively small portion, is then heated to a temperature sufficient to dissolve the dibenzylidene alditol therein, then cooled to form a gel. This heating and cooling is conducted sufficiently rapidly so as to minimize degradation of the dibenzylidene alditol. Preferably the heating and cooling is conducted such that said portion is subjected to a temperature greater than 90.degree. C.
    Type: Grant
    Filed: February 6, 1996
    Date of Patent: March 3, 1998
    Assignee: The Gillette Company
    Inventors: Andrew Ford, David S. Wells