Patents by Inventor Andrew H. Wottreng
Andrew H. Wottreng has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 8589630Abstract: In a first aspect, a first method is provided. The first method includes the steps of (1) providing a cache having a plurality of cache entries, each entry adapted to store data, wherein the cache is adapted to be accessed by hardware and software in a first operational mode; (2) determining an absence of desired data in one of the plurality of cache entries; (3) determining a status based on a current operational mode and a value of hint-lock bits associated with the plurality of cache entries; and (4) determining availability of at least one of the cache entries based on the status, wherein availability of a cache entry indicates that data stored in the cache entry can be replaced. Numerous other aspects are provided.Type: GrantFiled: July 3, 2012Date of Patent: November 19, 2013Assignee: International Business Machines CorporationInventors: John D. Irish, Chad B. McBride, Andrew H. Wottreng
-
Patent number: 8327075Abstract: In a first aspect, a first method is provided. The first method includes the steps of (1) providing a cache having a plurality of cache entries, each entry adapted to store data, wherein the cache is adapted to be accessed by hardware and software in a first operational mode; (2) determining an absence of desired data in one of the plurality of cache entries; (3) determining a status based on a current operational mode and a value of hint-lock bits associated with the plurality of cache entries; and (4) determining availability of at least one of the cache entries based on the status, wherein availability of a cache entry indicates that data stored in the cache entry can be replaced. Numerous other aspects are provided.Type: GrantFiled: December 8, 2005Date of Patent: December 4, 2012Assignee: International Business Machines CorporationInventors: John D. Irish, Chad B. McBride, Andrew H. Wottreng
-
Publication number: 20120272009Abstract: In a first aspect, a first method is provided. The first method includes the steps of (1) providing a cache having a plurality of cache entries, each entry adapted to store data, wherein the cache is adapted to be accessed by hardware and software in a first operational mode; (2) determining an absence of desired data in one of the plurality of cache entries; (3) determining a status based on a current operational mode and a value of hint-lock bits associated with the plurality of cache entries; and (4) determining availability of at least one of the cache entries based on the status, wherein availability of a cache entry indicates that data stored in the cache entry can be replaced. Numerous other aspects are provided.Type: ApplicationFiled: July 3, 2012Publication date: October 25, 2012Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: John D. Irish, Chad B. McBride, Andrew H. Wottreng
-
Patent number: 8296547Abstract: An enhanced mechanism for loading entries into a translation lookaside buffer (TLB) in hardware via indirect TLB entries. In one embodiment, if no direct TLB entry associated with the given virtual address is found in the TLB, the TLB is checked for an indirect TLB entry associated with the given virtual address. Each indirect TLB entry provides the real address of a page table associated with a specified range of virtual addresses and comprises an array of page table entries. If an indirect TLB entry associated with the given virtual address is found in the TLB, a computed address is generated by combining a real address field from the indirect TLB entry and bits from the given virtual address, a page table entry (PTE) is obtained by reading a word from a memory at the computed address, and the PTE is loaded into the TLB as a direct TLB entry.Type: GrantFiled: August 26, 2009Date of Patent: October 23, 2012Assignee: International Business Machines CorporationInventors: Timothy H. Heil, Benjamin Herrenschmidt, Jon K. Kriegel, Paul Mackerras, Andrew H. Wottreng
-
Patent number: 8180941Abstract: Mechanisms for priority control in resource allocation is provided. With these mechanisms, when a unit makes a request to a token manager, the unit identifies the priority of its request as well as the resource which it desires to access and the unit's resource access group (RAG). This information is used to set a value of a storage device associated with the resource, priority, and RAG identified in the request. When the token manager generates and grants a token to the RAG, the token is in turn granted to a unit within the RAG based on a priority of the pending requests identified in the storage devices associated with the resource and RAG. Priority pointers are utilized to provide a round-robin fairness scheme between high and low priority requests within the RAG for the resource.Type: GrantFiled: December 4, 2009Date of Patent: May 15, 2012Assignee: International Business Machines CorporationInventors: Wen-Tzer T. Chen, Charles R. Johns, Ram Raghavan, Andrew H. Wottreng
-
Patent number: 8127082Abstract: A method and apparatus for allowing multiple devices access to an address translation cache while cache maintenance operations are occurring at the same time. By interleaving the commands requiring address translation with maintenance operations that may normally take many cycles, address translation requests may have faster access to the address translation cache than if maintenance operations were allowed to stall commands requiring address translations until the maintenance operation was completed.Type: GrantFiled: February 1, 2006Date of Patent: February 28, 2012Assignee: International Business Machines CorporationInventors: Chad B. McBride, Andrew H. Wottreng, John D. Irish
-
Patent number: 8108617Abstract: Embodiments of the invention provide methods and apparatus for selectively bypassing cache levels when processing non-reusable transient data in a cache coherent system. To selectively bypass cache levels a page table entry (PTE) mechanism may be employed. To limit the number of PTE bits, the PTE may have a 2-bit “bypass type” field among other attribute bits that index which bits of a Special Purpose Register (SPR) identify the cache levels to be bypassed.Type: GrantFiled: February 8, 2008Date of Patent: January 31, 2012Assignee: International Business Machines CorporationInventors: Timothy H. Heil, James A. Rose, Andrew H. Wottreng
-
Publication number: 20100146512Abstract: Mechanisms for priority control in resource allocation is provided. With these mechanisms, when a unit makes a request to a token manager, the unit identifies the priority of its request as well as the resource which it desires to access and the unit's resource access group (RAG). This information is used to set a value of a storage device associated with the resource, priority, and RAG identified in the request. When the token manager generates and grants a token to the RAG, the token is in turn granted to a unit within the RAG based on a priority of the pending requests identified in the storage devices associated with the resource and RAG. Priority pointers are utilized to provide a round-robin fairness scheme between high and low priority requests within the RAG for the resource.Type: ApplicationFiled: December 4, 2009Publication date: June 10, 2010Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Wen-Tzer T. Chen, Charles R. Johns, Ram Raghavan, Andrew H. Wottreng
-
Patent number: 7721023Abstract: An I/O address translation method for specifying relaxed ordering for I/O accesses are provided. With the apparatus and method, storage ordering (SO) bits are provided in an I/O address translation data structure, such as a page table or segment table. These SO bits define the order in which reads and/or writes initiated by an I/O device may be performed. These SO bits are combined with an ordering bit, e.g., the Relaxed Ordering Attribute bit of PCI Express, on the I/O interface. The weaker ordering indicated either in the I/O address translation data structure or in the I/O interface relaxed ordering bit is used to control the order in which I/O operations may be performed.Type: GrantFiled: November 15, 2005Date of Patent: May 18, 2010Assignee: International Business Machines CorporationInventors: John D. Irish, Charles R. Johns, Andrew H. Wottreng
-
Patent number: 7716423Abstract: The present invention provides an improved way to calculate a replacement way within a processor cache that is effective with different combinations of hardware address translation cache miss handling, software address translation cache miss handling, and hint lock bits. For some embodiments, LRU bits used to select an entry for replacement are updated only if software address translation cache miss handling is disabled. Further, for some embodiments, LRU bits may be modified to change the way a binary tree structure is traversed to avoid selecting a hint locked entry for replacement.Type: GrantFiled: February 7, 2006Date of Patent: May 11, 2010Assignee: International Business Machines CorporationInventors: John D. Irish, Chad B. McBride, Andrew H. Wottreng
-
Publication number: 20100058026Abstract: An enhanced mechanism for loading entries into a translation lookaside buffer (TLB) in hardware via indirect TLB entries. In one embodiment, if no direct TLB entry associated with the given virtual address is found in the TLB, the TLB is checked for an indirect TLB entry associated with the given virtual address. Each indirect TLB entry provides the real address of a page table associated with a specified range of virtual addresses and comprises an array of page table entries. If an indirect TLB entry associated with the given virtual address is found in the TLB, a computed address is generated by combining a real address field from the indirect TLB entry and bits from the given virtual address, a page table entry (PTE) is obtained by reading a word from a memory at the computed address, and the PTE is loaded into the TLB as a direct TLB entry.Type: ApplicationFiled: August 26, 2009Publication date: March 4, 2010Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Timothy H. Heil, Benjamin Herrenschmidt, Jon K. Kriegel, Paul Mackerras, Andrew H. Wottreng
-
Patent number: 7631131Abstract: A mechanism for priority control in resource allocation for low request rate, latency-sensitive units is provided. With this mechanism, when a unit makes a request to a token manager, the unit identifies the priority of its request as well as the resource which it desires to access and the unit's resource access group (RAG). This information is used to set a value of a storage device associated with the resource, priority, and RAG identified in the request. When the token manager generates and grants a token to the RAG, the token is in turn granted to a unit within the RAG based on a priority of the pending requests identified in the storage devices associated with the resource and RAG. Priority pointers are utilized to provide a round-robin fairness scheme between high and low priority requests within the RAG for the resource.Type: GrantFiled: October 27, 2005Date of Patent: December 8, 2009Assignee: International Business Machines CorporationInventors: Wen-Tzer T. Chen, Charles R. Johns, Ram Raghavan, Andrew H. Wottreng
-
Publication number: 20090204769Abstract: Embodiments of the invention provide methods and apparatus for selectively bypassing cache levels when processing non-reusable transient data in a cache coherent system. To selectively bypass cache levels a page table entry (PTE) mechanism may be employed. To limit the number of PTE bits, the PTE may have a 2-bit “bypass type” field among other attribute bits that index which bits of a Special Purpose Register (SPR) identify the cache levels to be bypassed.Type: ApplicationFiled: February 8, 2008Publication date: August 13, 2009Inventors: Timothy H. Heil, James A. Rose, Andrew H. Wottreng
-
Publication number: 20090187695Abstract: Apparatus handles concurrent address translation cache misses and hits under those misses while maintaining command order based upon virtual channel. Commands are stored in a command processing unit that maintains ordering of the commands. A command buffer index is assigned to each address being sent from the command processing unit to an address translation unit. When an address translation cache miss occurs, a memory fetch request is sent. The CBI is passed back to the command processing unit with a signal to indicate that the fetch request has completed. The command processing unit uses the CBI to locate the command and address to be reissued to the address translation unit.Type: ApplicationFiled: January 12, 2009Publication date: July 23, 2009Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: John D. Irish, Chad B. McBride, Ibrahim A. Ouda, Andrew H. Wottreng
-
Patent number: 7539840Abstract: A method handles concurrent address translation cache misses and hits under those misses while maintaining command order based upon virtual channel. Commands are stored in a command processing unit that maintains ordering of the commands. A command buffer index is assigned to each address being sent from the command processing unit to an address translation unit. When an address translation cache miss occurs, a memory fetch request is sent. The CBI is passed back to the command processing unit with a signal to indicate that the fetch request has completed. The command processing unit uses the CBI to locate the command and address to be reissued to the address translation unit.Type: GrantFiled: May 30, 2006Date of Patent: May 26, 2009Assignee: International Business Machines CorporationInventors: John D. Irish, Chad B. McBride, Ibrahim A. Ouda, Andrew H. Wottreng
-
Patent number: 7472227Abstract: In a first aspect, a first method is provided for removing entries from an address cache. The first method includes the steps of (1) writing data to a register; and (2) removing a plurality of address cache entries from the address cache based on the data written to the register. Numerous other aspects are provided.Type: GrantFiled: August 11, 2005Date of Patent: December 30, 2008Assignee: International Business Machines CorporationInventors: Chad B. McBride, Andrew H. Wottreng
-
Publication number: 20070283121Abstract: A method and apparatus handles concurrent address translation cache misses and hits under those misses while maintaining command order based upon virtual channel. Commands are stored in a command processing unit that maintains ordering of the commands. A command buffer index is assigned to each address being sent from the command processing unit to an address translation unit. When an address translation cache miss occurs, a memory fetch request is sent. The CBI is passed back to the command processing unit with a signal to indicate that the fetch request has completed. The command processing unit uses the CBI to locate the command and address to be reissued to the address translation unit.Type: ApplicationFiled: May 30, 2006Publication date: December 6, 2007Inventors: John D. Irish, Chad B. McBride, Ibrahim A. Ouda, Andrew H. Wottreng
-
Patent number: 6880113Abstract: A computer for implementing a method for conditionally capturing hardware scan dump data to minimize the reboot recovery time employs a service processor operable to detect a failure of another hardware component of the computer. Upon detection, the service processor will conditionally capture hardware scan dump data. The first condition for capturing hardware scan dump data is the service processor being activated into an active storing mode of operation labeled “Always”. The second condition for capturing hardware scan dump data is the service processor being activated to a reactive storing mode of operation labeled “As Needed” and the error causing the operational failure being a type of error where hardware scan dump data is needed or desired by a system engineer in correcting the operational failure. By conditionally capturing hardware scan dump data, the amount of data being processed over multiple failures of the computer is minimized.Type: GrantFiled: May 3, 2001Date of Patent: April 12, 2005Assignee: International Business Machines CorporationInventors: Gary D. Anderson, Stephanie M. Forsman, Alongkorn Kitamorn, Michael Y. Lim, Andrew H. Wottreng
-
Publication number: 20020166083Abstract: A computer for implementing a method for conditionally capturing hardware scan dump data to minimize the reboot recovery time is disclosed. The computer comprises a service processor operable to detect a failure of another hardware component of the computer. Upon detection, the service processor will conditionally capture hardware scan dump data. The first condition for capturing hardware scan dump data is the service processor being activated into an active storing mode of operation labeled “Always”. The second condition for capturing hardware scan dump data is the service processor being activated to a reactive storing mode of operation labeled “As Needed” and the error causing the operational failure being a type of error where hardware scan dump data is needed or desired by a system engineer in correcting the operational failure. By conditionally capturing hardware scan dump data, the amount of data being processed over multiple failures of the computer is minimized.Type: ApplicationFiled: May 3, 2001Publication date: November 7, 2002Applicant: International Business Machines CorporationInventors: Gary D. Anderson, Stephanie M. Forsman, Alongkorn Kitamorn, Michael Y. Lim, Andrew H. Wottreng
-
Patent number: 6334167Abstract: A memory controller, upon detecting an interval of inactivity (that is, no read or write access from a processor or I/O devices with respect to main storage or memory SDRAMs) halts external refresh commands from the processor, and initiates STR mode in main storage to preserve data contents in the memory SDRAMs and to save energy. Then, upon detecting a read or write operation, the memory controller signals main storage to exit STR mode.Type: GrantFiled: August 31, 1998Date of Patent: December 25, 2001Assignee: International Business Machines CorporationInventors: Edward T. Gerchman, Mark C. Gildea, William P. Hovis, Randall S. Jensen, Warren E. Maule, Thomas J. Osten, Andrew H. Wottreng