Patents by Inventor Andrew Hyonil Chong
Andrew Hyonil Chong has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 8379665Abstract: Apparatus and methods improved fair access to a Fiber Channel Arbitrated Loop (FC-AL) communication medium through a bridge device. The enhanced bridge device provides for a fair access in a currently open access window for all presently requesting devices coupled through the bridge device to the FC-AL communication medium. Thus all devices on the loop whether coupled directly or through a bridge device can be assured fair access to the loop when there are simultaneous requests during an open access window.Type: GrantFiled: June 1, 2009Date of Patent: February 19, 2013Assignee: LSI CorporationInventors: James W. Keeley, Douglas E. Sanders, Daniel W. Meyer, Andrew Hyonil Chong, Ju-Ching Tang
-
Patent number: 8266353Abstract: An embodiment of the present invention is disclosed to include a SATA Switch allowing for access by two hosts to a single port SATA device Further disclosed are embodiments for reducing the delay and complexity of the SATA Switch.Type: GrantFiled: March 13, 2009Date of Patent: September 11, 2012Assignee: Nettapp, Inc.Inventors: Siamack Nemazie, Andrew Hyonil Chong
-
Patent number: 8200870Abstract: An embodiment of the present invention is disclosed to include a SATA Switch allowing for access by two hosts to a single port SATA device Further disclosed are embodiments for reducing the delay and complexity of the SATA Switch.Type: GrantFiled: March 16, 2009Date of Patent: June 12, 2012Assignee: NETAPP, Inc.Inventors: Siamack Nemazie, Andrew Hyonil Chong, Young-Ta Wu, Shiang-Jyh Chang
-
Patent number: 8156270Abstract: An embodiment of the present invention is disclosed to include a hard disk drive allowing for access by two hosts to a device. Further disclosed are embodiments for reducing the delay and complexity of the SATA disk drive.Type: GrantFiled: March 16, 2009Date of Patent: April 10, 2012Assignee: LSI CorporationInventors: Siamack Nemazie, Andrew Hyonil Chong, Young-Ta Wu, Shiang-Jyh Chang
-
Patent number: 8116330Abstract: Apparatus and methods for an enhanced bridge device for coupling multiple non-Fiber Channel storage devices to a Fiber Channel Arbitrated Loop (FC-AL) communication medium. Features and aspects hereof provide for FC-AL enhanced circuits for processing loop port bypass (LPB) and loop port enable (LPE) primitive sequences addressed to any target arbitrated loop physical address (T-ALPA) associated with a storage device coupled with the bridge regardless of the present bypassed/non-bypassed status of other T-ALPAs processed by the bridge device and associated with other storage devices coupled with the bridge device.Type: GrantFiled: June 1, 2009Date of Patent: February 14, 2012Assignee: LSI CorporationInventors: James W. Keeley, Douglas E. Sanders, Andrew Hyonil Chong
-
Patent number: 8074002Abstract: An embodiment of the present invention is disclosed to include a SATA Switch allowing for access by two hosts to a single port SATA device Further disclosed are embodiments for reducing the delay and complexity of the SATA Switch.Type: GrantFiled: March 17, 2009Date of Patent: December 6, 2011Assignee: LSI CorporationInventors: Siamack Nemazie, Andrew Hyonil Chong, Young-Ta Wu, Shiang-Jyh Chang
-
Patent number: 7986630Abstract: An embodiment of the present invention is disclosed to include a fiber channel target device for receiving information in the form of frames and including a controller device coupled to a microprocessor for processing the frames received from the host, at least one receive buffer for storing the frames and having a buffer size, the controller device issuing credit to the host for receipt of further frames in a manner wherein only one microprocessor is needed to process the frames while maintaining a buffer size that is as small as the number of first type of frames that can be received by the fiber channel target device from the host.Type: GrantFiled: June 24, 2005Date of Patent: July 26, 2011Assignee: LSI CorporationInventors: Siamack Nemazie, Shiang-Jyh Chang, Young-Ta Wu, Andrew Hyonil Chong
-
Publication number: 20100303085Abstract: Apparatus and methods for an enhanced bridge device for coupling multiple non-Fibre Channel storage devices to a Fibre Channel Arbitrated Loop (FC-AL) communication medium. Features and aspects hereof provide for FC-AL enhanced circuits for processing loop port bypass (LPB) and loop port enable (LPE) primitive sequences addressed to any target arbitrated loop physical address (T-ALPA) associated with a storage device coupled with the bridge regardless of the present bypassed/non-bypassed status of other T-ALPAs processed by the bridge device and associated with other storage devices coupled with the bridge device.Type: ApplicationFiled: June 1, 2009Publication date: December 2, 2010Applicant: LSI CORPORATIONInventors: James W. Keeley, Douglas E. Sanders, Andrew Hyonil Chong
-
Publication number: 20100303084Abstract: Apparatus and methods improved fair access to a Fibre Channel Arbitrated Loop (FC-AL) communication medium through a bridge device. The enhanced bridge device provides for a fair access in a currently open access window for all presently requesting devices coupled through the bridge device to the FC-AL communication medium. Thus all devices on the loop whether coupled directly or through a bridge device can be assured fair access to the loop when there are simultaneous requests during an open access window.Type: ApplicationFiled: June 1, 2009Publication date: December 2, 2010Applicant: LSI CORPORATIONInventors: James W. Keeley, Douglas E. Sanders, Daniel W. Meyer, Andrew Hyonil Chong, Ju-Ching Tang
-
Publication number: 20090177805Abstract: An embodiment of the present invention is disclosed to include a hard disk drive allowing for access by two hosts to a device. Further disclosed are embodiments for reducing the delay and complexity of the SATA disk drive.Type: ApplicationFiled: March 16, 2009Publication date: July 9, 2009Applicant: LSI CorporationInventors: Siamack NEMAZIE, Andrew Hyonil Chong
-
Publication number: 20090177815Abstract: An embodiment of the present invention is disclosed to include a SATA Switch allowing for access by two hosts to a single port SATA device Further disclosed are embodiments for reducing the delay and complexity of the SATA Switch.Type: ApplicationFiled: March 16, 2009Publication date: July 9, 2009Applicant: LSI CORPORATIONInventors: Siamack NEMAZIE, Andrew Hyonil CHONG
-
Publication number: 20090177831Abstract: An embodiment of the present invention is disclosed to include a SATA Switch allowing for access by two hosts to a single port SATA device Further disclosed are embodiments for reducing the delay and complexity of the SATA Switch.Type: ApplicationFiled: March 17, 2009Publication date: July 9, 2009Applicant: LSI CORPORATIONInventors: Siamack NEMAZIE, Andrew Hyonil CHONG
-
Publication number: 20090177804Abstract: An embodiment of the present invention is disclosed to include a SATA Switch allowing for access by two hosts to a single port SATA device Further disclosed are embodiments for reducing the delay and complexity of the SATA Switch.Type: ApplicationFiled: March 13, 2009Publication date: July 9, 2009Applicant: LSI CORPORATIONInventors: Siamack NEMAZIE, Andrew Hyonil CHONG
-
Patent number: 7539797Abstract: A switch is coupled between a plurality of host units and a device for routing frame information therebetween. The switch includes a first serial advanced technology attachment (ATA) port including a first host task file that is responsive to a non-data frame information structure (FIS) from a first host unit. The switch further includes a second serial ATA port including a second host task file that is responsive to a non-data FIS from a second host unit. The switch further includes a third serial ATA port that is responsive to a non-data FIS from a device and further includes an arbitration and control circuit for selecting one of the first host or second host units to concurrently access the device, through the switch, by accepting non-data FIS, from either of the first or second host units, at any given time, including when the device is not in an idle state.Type: GrantFiled: February 9, 2004Date of Patent: May 26, 2009Assignee: LSI CorporationInventors: Siamack Nemazie, Andrew Hyonil Chong
-
Patent number: 7526587Abstract: A hard disk drive is coupled to a plurality of host units for communication. The first host unit includes a serial advanced technology attachment (SATA) port, including a first host task file coupled for access to the device and responsive to commands sent by the first host unit. The second host unit includes a SATA port, including a second task file, coupled for access to the device and responsive to commands sent by the second host unit. An arbitration and control circuit is coupled to the first host task file and second task file. The arbitration and control circuit selects commands from one or the other host units when either host units sends a command for execution for concurrently accessing the device, and accepts commands from both, at any given time, including when the device is not idle.Type: GrantFiled: November 12, 2004Date of Patent: April 28, 2009Assignee: LSI CorporationInventors: Sam Nemazie, Andrew Hyonil Chong
-
Patent number: 7523236Abstract: A switch is coupled between a plurality of host units and a device, for communicating therebetween. A first serial advanced technology attachment (SATA) port includes a first host task file, and is coupled to a first host unit. A second SATA port includes a second host task file, and is coupled to a second host unit. The task files are responsive to commands sent by the respective host units, and cause access to the device by the host respective host units. A third parallel ATA port includes a device task file, and is coupled to a device, for access to the device by the first or second host units. An arbitration and control circuit is coupled to the task files, for selecting one of the first or second host units to concurrently access the device through the switch at any given time, including when the device is not idle.Type: GrantFiled: February 9, 2004Date of Patent: April 21, 2009Assignee: LSI CorporationInventors: Sam Nemazie, Andrew Hyonil Chong
-
Patent number: 7523235Abstract: A switch is coupled between a plurality of host units and a device for communicating therebetween. Included is a first serial advanced technology attachment (SATA) port, a second SATA port, and a third SATA port. The first SATA port includes a first host task file coupled to a first host unit, and the first host task file is responsive to commands sent by the first host unit to the device. The second SATA port includes a second host task file coupled to a second host unit, and the second host task file is responsive to commands sent by the second host unit to the device. An arbitration control circuit is coupled to the SATA ports, and selects from the first and second hosts to concurrently access the device, through the switch, accepting commands from either host units at any time, including when the device is not idle.Type: GrantFiled: February 9, 2004Date of Patent: April 21, 2009Assignee: LSI CorporationInventors: Sam Nemazie, Shiang-Jyh Chang, Young-Ta Wu, Siamack Nemazie, Andrew Hyonil Chong