Patents by Inventor Andrew J. Blanksby
Andrew J. Blanksby has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20150155889Abstract: Selective merge and partial reuse LDPC (Low Density Parity Check) code construction for limited number of layers Belief Propagation (BP) decoding. Multiple LDPC matrices may be generated from a base code, such that multiple/distinct LDPC coded signals may be encoded and/or decoded within a singular communication device. Generally speaking, a first LDPC matrix is modified in accordance with one or more operations thereby generating a second LDPC matrix, and the second LDPC matrix is employed in accordance with encoding an information bit thereby generating an LDPC coded signal (alternatively performed using an LDPC generator matrix corresponding to the LDPC matrix) and/or decoding processing of an LDPC coded signal thereby generating an estimate of an information bit encoded therein. The operations performed on the first LDPC matrix may be any one of, or combination of, selectively merging, deleting, partially re-using one or more sub-matrix rows, and/or partitioning sub-matrix rows.Type: ApplicationFiled: February 5, 2015Publication date: June 4, 2015Applicant: BROADCOM CORPORATIONInventors: Ba-Zhong Shen, Andrew J. Blanksby, Jason A. Trachewsky
-
Patent number: 8966336Abstract: Selective merge and partial reuse LDPC (Low Density Parity Check) code construction for limited number of layers Belief Propagation (BP) decoding. Multiple LDPC matrices may be generated from a base code, such that multiple/distinct LDPC coded signals may be encoded and/or decoded within a singular communication device. Generally speaking, a first LDPC matrix is modified in accordance with one or more operations thereby generating a second LDPC matrix, and the second LDPC matrix is employed in accordance with encoding an information bit thereby generating an LDPC coded signal (alternatively performed using an LDPC generator matrix corresponding to the LDPC matrix) and/or decoding processing of an LDPC coded signal thereby generating an estimate of an information bit encoded therein. The operations performed on the first LDPC matrix may be any one of, or combination of, selectively merging, deleting, partially re-using one or more sub-matrix rows, and/or partitioning sub-matrix rows.Type: GrantFiled: February 28, 2013Date of Patent: February 24, 2015Assignee: Broadcom CorporationInventors: Ba-Zhong Shen, Andrew J. Blanksby, Jason A. Trachewsky
-
Patent number: 8826094Abstract: Accumulating LDPC (Low Density Parity Check) decoder. The accumulating decoding architecture described herein is applicable to LDPC codes operating on a parity check matrix, H, consisting of CSI (Cyclic Shifted Identity) sub-matrices (or matrix sub-blocks) or permuted identity sub-matrices (or matrix sub-blocks). In such a structure, the entire LDPC matrix is broken into square sub-matrices such that each sub-matrix consists of either a CSI sub-matrix or a permuted identity sub-matrix, or a null matrix. The iterative decoding process operates by updating of APP (a posteriori probability) or gamma (?) values and check edge message (?) values, and this by updating one or more individual rows within a number of sub-matrix rows (or all sub-matrix or sub-block rows) are processed in parallel. The amount of parallelism is specified by the designer and is typically an integer divisor of the sub-matrix (or sub-block) size.Type: GrantFiled: October 30, 2013Date of Patent: September 2, 2014Assignee: Broadcom CorporationInventors: Andrew J. Blanksby, Alvin Lai Lin
-
Patent number: 8799736Abstract: Communication device architecture for in-place constructed LDPC (Low Density Parity Check) code. Intelligent design of LDPC codes having similar characteristics there between allows for a very efficient hardware implementation of a communication device that is operative to perform encoding of respective information bit groups using more than one type of LDPC codes. A switching module can select any one of the LDPC codes within an in-place LDPC code for use by an LDPC encoder circuitry to generate an LDPC coded signal. Depending on which sub-matrices of a superimposed LDPC matrix are enabled or disabled, one of the LDPC matrices from within an in-place LDPC code matrix set may be selected. A corresponding, respective generator matrix may be generated from each respective LDPC matrix. Selection among the various LDPC codes may be in accordance with a predetermined sequence, of based operating conditions of the communication device or communication system.Type: GrantFiled: April 29, 2013Date of Patent: August 5, 2014Assignee: Broadcom CorporationInventors: Andrew J. Blanksby, Ba-Zhong Shen, Jason A. Trachewsky
-
Patent number: 8767854Abstract: Modulation code set (MCS) and LDPC (Low Density Parity Check) coding within multiple user, multiple access, and/or MIMO wireless communications. Selective operation in accordance with different operational modes is performed. Operation within a first mode may correspond to that which is in full compliance with a given protocol, standard, and/or recommended practice, while operation within a second mode may correspond to that which provides additional/augmented capability and/or functionality with respect to that protocol, standard, and/or recommended practice. Operational modes selectivity may be made between proprietary and non-proprietary modes of operation. All available modulation coding sets (MCSs) may be in employed by providing such multi-mode operation. When operating within one of the operational modes (e.g., proprietary), a signal is generated to include an integer number of data bits per orthogonal frequency division multiplexing (OFDM) symbol using any desired operation (e.g.Type: GrantFiled: August 30, 2011Date of Patent: July 1, 2014Assignee: Broadcom CorporationInventors: Jun Zheng, Vinko Erceg, Andrew J. Blanksby
-
Patent number: 8683303Abstract: Operational parameter adaptable LDPC (Low Density Parity Check) decoder. A novel means is presented by which LDPC coded signal can be decoded, and any one or more operational parameters can be adjusted during the decoding processing. For example, the original information extracted from a received LDPC coded signal (e.g., log likelihood ratios (LLRs)), can be modified during (or before) the iterative decoding processing performed in accordance with decoding an LDPC coded signal. Such modification of an operational parameter can include any one or combination of scaling, compression (and expansion/decompression), adding an offset to or subtracting an offset from, scaling, rounding, and/or some other modification of an operational parameter. The bit (or variable) edge messages and/or the check edge messages can also undergo modification during decoding processing.Type: GrantFiled: March 29, 2012Date of Patent: March 25, 2014Assignee: Broadcom CorporationInventor: Andrew J. Blanksby
-
Publication number: 20140059408Abstract: Accumulating LDPC (Low Density Parity Check) decoder. The accumulating decoding architecture described herein is applicable to LDPC codes operating on a parity check matrix, H, consisting of CSI (Cyclic Shifted Identity) sub-matrices (or matrix sub-blocks) or permuted identity sub-matrices (or matrix sub-blocks). In such a structure, the entire LDPC matrix is broken into square sub-matrices such that each sub-matrix consists of either a CSI sub-matrix or a permuted identity sub-matrix, or a null matrix. The iterative decoding process operates by updating of APP (a posteriori probability) or gamma (?) values and check edge message (?) values, and this by updating one or more individual rows within a number of sub-matrix rows (or all sub-matrix or sub-block rows) are processed in parallel. The amount of parallelism is specified by the designer and is typically an integer divisor of the sub-matrix (or sub-block) size.Type: ApplicationFiled: October 30, 2013Publication date: February 27, 2014Applicant: Broadcom CorporationInventors: Andrew J. Blanksby, Alvin Lai Lin
-
Patent number: 8621315Abstract: LDPC coding systems for 60 GHz millimeter wave based physical layer extension. LDPC (Low Density Parity Check) encoding in cooperation with sub-carrier interleaving, in the context of orthogonal frequency division multiplexing (OFDM), and appropriate symbol mapping is performed in accordance with transmit processing as may be performed within a communication device. In a receiving communication device, receive processing may be performed on a received signal based on the type of LDPC, sub-carrier interleaving, and symbol mapping thereof. The LDPC code employed in accordance with such LDPC encoding may have a partial-tree like structure. In addition, appropriate manipulation of the bits assigned to respective sub-carriers may be performed to ensure that the bits emplaced in the MSB (Most Significant Bit) location of various symbols has some desired diversity (e.g., from different codewords, from appropriately different locations within a given codeword, etc.).Type: GrantFiled: February 28, 2013Date of Patent: December 31, 2013Assignee: Broadcom CorporationInventors: Jason A. Trachewsky, Ba-Zhong Shen, Andrew J. Blanksby, Joonsuk Kim
-
Patent number: 8578236Abstract: The accumulating decoding architecture described herein is applicable to LDPC codes operating on a parity check matrix, H, consisting of CSI (Cyclic Shifted Identity) sub-matrices (or matrix sub-blocks) or permuted identity sub-matrices (or matrix sub-blocks). In such a structure, the entire LDPC matrix is broken into square sub-matrices such that each sub-matrix consists of either a CSI sub-matrix or a permuted identity sub-matrix, or a null matrix. The iterative decoding process operates by updating of APP (a posteriori probability) or gamma (?) values and check edge message (?) values, and this by updating one or more individual rows within a number of sub-matrix rows (or all sub-matrix or sub-block rows) are processed in parallel. The amount of parallelism is specified by the designer and is typically an integer divisor of the sub-matrix (or sub-block) size.Type: GrantFiled: December 23, 2012Date of Patent: November 5, 2013Assignee: Broadcom CorporationInventors: Andrew J. Blanksby, Alvin Lai Lin
-
Publication number: 20130238953Abstract: Communication device architecture for in-place constructed LDPC (Low Density Parity Check) code. Intelligent design of LDPC codes having similar characteristics there between allows for a very efficient hardware implementation of a communication device that is operative to perform encoding of respective information bit groups using more than one type of LDPC codes. A switching module can select any one of the LDPC codes within an in-place LDPC code for use by an LDPC encoder circuitry to generate an LDPC coded signal. Depending on which sub-matrices of a superimposed LDPC matrix are enabled or disabled, one of the LDPC matrices from within an in-place LDPC code matrix set may be selected. A corresponding, respective generator matrix may be generated from each respective LDPC matrix. Selection among the various LDPC codes may be in accordance with a predetermined sequence, of based operating conditions of the communication device or communication system.Type: ApplicationFiled: April 29, 2013Publication date: September 12, 2013Applicant: BROADCOM CORPORATIONInventors: Andrew J. Blanksby, Ba-Zhong Shen, Jason A. Trachewsky
-
Publication number: 20130139026Abstract: The accumulating decoding architecture described herein is applicable to LDPC codes operating on a parity check matrix, H, consisting of CSI (Cyclic Shifted Identity) sub-matrices (or matrix sub-blocks) or permuted identity sub-matrices (or matrix sub-blocks). In such a structure, the entire LDPC matrix is broken into square sub-matrices such that each sub-matrix consists of either a CSI sub-matrix or a permuted identity sub-matrix, or a null matrix. The iterative decoding process operates by updating of APP (a posteriori probability) or gamma (?) values and check edge message (?) values, and this by updating one or more individual rows within a number of sub-matrix rows (or all sub-matrix or sub-block rows) are processed in parallel. The amount of parallelism is specified by the designer and is typically an integer divisor of the sub-matrix (or sub-block) size.Type: ApplicationFiled: December 23, 2012Publication date: May 30, 2013Applicant: BROADCOM CORPORATIONInventors: Andrew J. Blanksby, Alvin Lai Lin
-
Patent number: 8433971Abstract: Communication device architecture for in-place constructed LDPC (Low Density Parity Check) code. Intelligent design of LDPC codes having similar characteristics there between allows for a very efficient hardware implementation of a communication device that is operative to perform encoding of respective information bit groups using more than one type of LDPC codes. A switching module can select any one of the LDPC codes within an in-place LDPC code for use by an LDPC encoder circuitry to generate an LDPC coded signal. Depending on which sub-matrices of a superimposed LDPC matrix are enabled or disabled, one of the LDPC matrices from within an in-place LDPC code matrix set may be selected. A corresponding, respective generator matrix may be generated from each respective LDPC matrix. Selection among the various LDPC codes may be in accordance with a predetermined sequence, of based operating conditions of the communication device or communication system.Type: GrantFiled: April 29, 2010Date of Patent: April 30, 2013Assignee: Broadcom CorporationInventors: Andrew J. Blanksby, Ba-Zhong Shen, Jason A. Trachewsky
-
Patent number: 8392787Abstract: Selective merge and partial reuse LDPC (Low Density Parity Check) code construction for limited number of layers Belief Propagation (BP) decoding. Multiple LDPC matrices may be generated from a base code, such that multiple/distinct LDPC coded signals may be encoded and/or decoded within a singular communication device. Generally speaking, a first LDPC matrix is modified in accordance with one or more operations thereby generating a second LDPC matrix, and the second LDPC matrix is employed in accordance with encoding an information bit thereby generating an LDPC coded signal (alternatively performed using an LDPC generator matrix corresponding to the LDPC matrix) and/or decoding processing of an LDPC coded signal thereby generating an estimate of an information bit encoded therein. The operations performed on the first LDPC matrix may be any one of, or combination of, selectively merging, deleting, partially re-using one or more sub-matrix rows, and/or partitioning sub-matrix rows.Type: GrantFiled: September 17, 2009Date of Patent: March 5, 2013Assignee: Broadcom CorporationInventors: Ba-Zhong Shen, Andrew J. Blanksby, Jason A. Trachewsky
-
Patent number: 8392786Abstract: LDPC coding systems for 60 GHz millimeter wave based physical layer extension. LDPC (Low Density Parity Check) encoding in cooperation with sub-carrier interleaving, in the context of orthogonal frequency division multiplexing (OFDM), and appropriate symbol mapping is performed in accordance with transmit processing as may be performed within a communication device. In a receiving communication device, receive processing may be performed on a received signal based on the type of LDPC, sub-carrier interleaving, and symbol mapping thereof. The LDPC code employed in accordance with such LDPC encoding may have a partial-tree like structure. In addition, appropriate manipulation of the bits assigned to respective sub-carriers may be performed to ensure that the bits emplaced in the MSB (Most Significant Bit) location of various symbols has some desired diversity (e.g., from different codewords, from appropriately different locations within a given codeword, etc.).Type: GrantFiled: May 5, 2009Date of Patent: March 5, 2013Assignee: Broadcom CorporationInventors: Jason A. Trachewsky, Ba-Zhong Shen, Andrew J. Blanksby, Joonsuk Kim
-
Patent number: 8341488Abstract: Accumulating LDPC (Low Density Parity Check) decoder. The accumulating decoding architecture described herein is applicable to LDPC codes operating on a parity check matrix, H, consisting of CSI (Cyclic Shifted Identity) sub-matrices (or matrix sub-blocks) or permuted identity sub-matrices (or matrix sub-blocks). In such a structure, the entire LDPC matrix is broken into square sub-matrices such that each sub-matrix consists of either a CSI sub-matrix or a permuted identity sub-matrix, or a null matrix. The iterative decoding process operates by updating of APP (a posteriori probability) or gamma (?) values and check edge message (?) values, and this by updating one or more individual rows within a number of sub-matrix rows (or all sub-matrix or sub-block rows) are processed in parallel. The amount of parallelism is specified by the designer and is typically an integer divisor of the sub-matrix (or sub-block) size.Type: GrantFiled: July 30, 2009Date of Patent: December 25, 2012Assignee: Broadcom CorporationInventors: Andrew J. Blanksby, Alvin Lai Lin
-
Patent number: 8341489Abstract: Permuted accelerated LDPC (Low Density Parity Check) decoder. This decoding approach operates by processing, in parallel, selected rows for multiple individual LDPC matrix rows from various sub-matrix rows (e.g., first group of rows from a first sub-matrix row, second group of rows from a second sub-matrix row, etc.). A memory structure of daisy chains is employed for memory management of APP (a posteriori probability) values and also for check edge messages/intrinsic information (?) values. A first group of daisy chains may be employed for memory management of the APP values, and a second group of daisy chains may be employed for memory management of the check edge messages. These daisy chains operate to effectuate the proper alignment of APP (or gamma(?)) values and check edge message/intrinsic information (?) values for their respective updating in successive decoding iterations.Type: GrantFiled: July 30, 2009Date of Patent: December 25, 2012Assignee: Broadcom CorporationInventors: Alvin Lai Lin, Andrew J. Blanksby
-
Patent number: 8341487Abstract: Low complexity communication device employing in-place constructed LDPC (Low Density Parity Check) code. Intelligent design of LDPC codes having similar characteristics there between allows for a very efficient hardware implementation of a communication device that is operative to perform decoding of more than one type of LDPC coded signals. A common basis of decoder hardware (e.g., decoder circuitry) is employed when decoding all of the various types of LDPC coded signals that such a communication device can decode. However, all of the decoder hardware is only employed to decode signals corresponding to the lowest code rate LDPC code supported by the communication device. A first subset of the decoder hardware is employed to decode signals corresponding to the second to lowest code rate LDPC code, a second subset (being less than the first subset) is employed to decode signals corresponding to the third to lowest code rate LDPC code, etc.Type: GrantFiled: April 29, 2010Date of Patent: December 25, 2012Assignee: Broadcom CorporationInventors: Andrew J. Blanksby, Ba-Zhong Shen, Jason A. Trachewsky
-
Publication number: 20120269294Abstract: Modulation code set (MCS) and LDPC (Low Density Parity Check) coding within multiple user, multiple access, and/or MIMO wireless communications. Selective operation in accordance with different operational modes is performed. Operation within a first mode may correspond to that which is in full compliance with a given protocol, standard, and/or recommended practice, while operation within a second mode may correspond to that which provides additional/augmented capability and/or functionality with respect to that protocol, standard, and/or recommended practice. Operational modes selectivity may be made between proprietary and non-proprietary modes of operation. All available modulation coding sets (MCSs) may be in employed by providing such multi-mode operation. When operating within one of the operational modes (e.g., proprietary), a signal is generated to include an integer number of data bits per orthogonal frequency division multiplexing (OFDM) symbol using any desired operation (e.g.Type: ApplicationFiled: August 30, 2011Publication date: October 25, 2012Applicant: BROADCOM CORPORATIONInventors: Jun Zheng, Vinko Erceg, Andrew J. Blanksby
-
Publication number: 20120198301Abstract: Operational parameter adaptable LDPC (Low Density Parity Check) decoder. A novel means is presented by which LDPC coded signal can be decoded, and any one or more operational parameters can be adjusted during the decoding processing. For example, the original information extracted from a received LDPC coded signal (e.g., log likelihood ratios (LLRs)), can be modified during (or before) the iterative decoding processing performed in accordance with decoding an LDPC coded signal. Such modification of an operational parameter can include any one or combination of scaling, compression (and expansion/decompression), adding an offset to or subtracting an offset from, scaling, rounding, and/or some other modification of an operational parameter. The bit (or variable) edge messages and/or the check edge messages can also undergo modification during decoding processing.Type: ApplicationFiled: March 29, 2012Publication date: August 2, 2012Applicant: BROADCOM CORPORATIONInventor: Andrew J. Blanksby
-
Patent number: 8171375Abstract: Distributed processing LDPC (Low Density Parity Check) decoder. A means is presented herein that includes an LDPC decoding architecture leveraging a distributed processing technique (e.g., daisy chain) to increase data throughput and reduce memory storage requirements. Routing congestion and critical path latency are also improved thereby. Each daisy chain includes a number of registers, and a number of localized MUXs (e.g., MUXs having merely 2 inputs each). The means presented herein also does not contain any barrel shifters, high fan-in multiplexers, or interconnection networks; therefore, the critical path is relatively short and it can also be pipelined to further increase data throughput. If desired, a communication device can include multiple configurations of such daisy chains to accommodate the decoding of various LDPC coded signals (e.g., such as for an application and/or communication device that must decoded LDPC codes using different low density parity check matrices).Type: GrantFiled: April 28, 2011Date of Patent: May 1, 2012Assignee: Broadcom CorporationInventors: Alvin Lai Lin, Andrew J. Blanksby