Patents by Inventor Andrew J. Brown
Andrew J. Brown has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 11289263Abstract: An electronic structure may be fabricated comprising an electronic substrate having at least one photo-imageable dielectric layer and an inductor embedded in the electronic substrate, wherein the inductor comprises a magnetic material layer disposed within a via formed in the at least one photo-imageable dielectric layer and an electrically conductive via extending through the magnetic material layer. The electronic structure may further include an integrated circuit device attached to the electronic substrate and the electronic substrate may further be attached to a board, such as a motherboard.Type: GrantFiled: December 26, 2017Date of Patent: March 29, 2022Assignee: Intel CorporationInventors: Sai Vadlamani, Prithwish Chatterjee, Lauren A. Link, Andrew J. Brown
-
Patent number: 11276618Abstract: An apparatus is provided which comprises: a woven fiber layer, a first resin layer on a first surface of the woven fiber layer, a second resin layer on a second surface of the woven fiber layer, the second surface opposite the first surface, and the first and the second resin layers comprising cured resin, a third resin layer on the first resin layer, and a fourth resin layer on the second resin layer, the third and the fourth resin layers comprising an uncured resin, and wherein the fourth resin layer has a thickness greater than a thickness of the third resin layer. Other embodiments are also disclosed and claimed.Type: GrantFiled: April 30, 2018Date of Patent: March 15, 2022Assignee: Intel CorporationInventors: Jonathan Rosch, Andrew J. Brown
-
Publication number: 20220068847Abstract: A coreless semiconductor package comprises a plurality of horizontal layers of dielectric material. A magnetic inductor is situated at least partly in a first group of the plurality of layers. A plated laser stop is formed to protect the magnetic inductor against subsequent acidic processes. An EMIB is situated above the magnetic inductor within a second group of the plurality of layers. Vias and interconnections are configured within the horizontal layers to connect a die of the EMIB to other circuitry. A first level interconnect is formed on the top side of the package to connect to the interconnections. BGA pockets and BGA pads are formed on the bottom side of the package. In a second embodiment a polymer film is used as additional protection against subsequent acidic processes. The magnetic inductor comprises a plurality of copper traces encapsulated in magnetic material.Type: ApplicationFiled: November 11, 2021Publication date: March 3, 2022Inventors: Andrew J. Brown, Rahul Jain, Prithwish Chatterjee, Lauren A. Link, Sai Vadlamani
-
Patent number: 11251113Abstract: Methods/structures of forming embedded inductor structures are described. Embodiments include forming a first interconnect structure on a dielectric material of a substrate, selectively forming a magnetic material on a surface of the first interconnect structure, forming an opening in the magnetic material, and forming a second interconnect structure in the opening. Build up layers are then formed on the magnetic material.Type: GrantFiled: December 27, 2017Date of Patent: February 15, 2022Assignee: Intel CorporationInventors: Sai Vadlamani, Prithwish Chatterjee, Robert A. May, Rahul S. Jain, Lauren A. Link, Andrew J. Brown, Kyu Oh Lee, Sheng C. Li
-
Publication number: 20220013265Abstract: An inductor may be fabricated comprising a magnetic material layer and an electrically conductive via or trace extending through the magnetic material layer, wherein the magnetic material layer comprises dielectric magnetic filler particles within a carrier material. Further embodiments may include incorporating the inductor of the present description into an electronic substrate and may further include an integrated circuit device attached to the electronic substrate and the electronic substrate may further be attached to a board, such as a motherboard.Type: ApplicationFiled: September 23, 2021Publication date: January 13, 2022Applicant: Intel CorporationInventors: Andrew J. Brown, Prithwish Chatterjee, Lauren A. Link, Sai Vadlamani
-
Patent number: 11205626Abstract: A coreless semiconductor package comprises a plurality of horizontal layers of dielectric material. A magnetic inductor is situated at least partly in a first group of the plurality of layers. A plated laser stop is formed to protect the magnetic inductor against subsequent acidic processes. An EMIB is situated above the magnetic inductor within a second group of the plurality of layers. Vias and interconnections are configured within the horizontal layers to connect a die of the EMIB to other circuitry. A first level interconnect is formed on the top side of the package to connect to the interconnections. BGA pockets and BGA pads are formed on the bottom side of the package. In a second embodiment a polymer film is used as additional protection against subsequent acidic processes. The magnetic inductor comprises a plurality of copper traces encapsulated in magnetic material.Type: GrantFiled: May 15, 2020Date of Patent: December 21, 2021Assignee: Intel CorporationInventors: Andrew J. Brown, Rahul Jain, Prithwish Chatterjee, Lauren A. Link, Sai Vadlamani
-
Patent number: 11193137Abstract: The invention provides plants comprising transgenic event MON 88302 that exhibit tolerance to glyphosate herbicide. The invention also provides seeds, plant parts, cells, commodity products, and methods related to the event. The invention also provides DNA molecules that are unique to the event and were created by the insertion of transgenic DNA into the genome of a Brassica napus plant.Type: GrantFiled: November 21, 2018Date of Patent: December 7, 2021Assignee: Monsanto Technology LLCInventors: Andrew J. Brown, James F. Byrne, Robert H. Cole, James H. Crowley, John A. Miklos, Robert C. Ripley, Simone Seifert-Higgins, Jiali Xie
-
Patent number: 11189409Abstract: An inductor may be fabricated comprising a magnetic material layer and an electrically conductive via or trace extending through the magnetic material layer, wherein the magnetic material layer comprises dielectric magnetic filler particles within a carrier material. Further embodiments may include incorporating the inductor of the present description into an electronic substrate and may further include an integrated circuit device attached to the electronic substrate and the electronic substrate may further be attached to a board, such as a motherboard.Type: GrantFiled: December 28, 2017Date of Patent: November 30, 2021Assignee: Intel CorporationInventors: Andrew J. Brown, Prithwish Chatterjee, Lauren A. Link, Sai Vadlamani
-
Publication number: 20210134727Abstract: An apparatus system is provided which comprises: a photoimageable dielectric layer; a first interconnect structure formed through the photoimageable dielectric, the first interconnect structure formed at least in part using a lithography process; and a second interconnect structure formed through the photoimageable dielectric, the second interconnect structure formed at least in part using a laser drilling process.Type: ApplicationFiled: March 30, 2017Publication date: May 6, 2021Inventors: Robert A. May, Sri Ranga Sai BOYAPATI, Kristof DARMAWIKARTA, Hiroki TANAKA, Srinivas V. PIETAMBARAM, Frank TRUONG, Praneeth AKKINEPALLY, Andrew J. BROWN, Lauren A. LINK, Prithwish CHATTERJEE
-
Publication number: 20210050306Abstract: Techniques for mounting a semiconductor chip in a circuit board assembly includes using different buildup materials on opposite sides of a core to optimize stress in the first level interconnect structure (between the chip and core) and/or the second level interconnect structure (between the core and circuit board). The core can be, for example, ceramic, glass, or glass cloth-reinforced epoxy. In one example, the first side of the core has one or more layers of conductive material within a first buildup structure comprising a first buildup material. The second side of the substrate has one or more layers of conductive material within a second buildup structure comprising a second buildup material different from the first buildup material. In another example, an outermost layer of the second buildup structure is a ductile material that functions to decouple stress in the interconnect between the substrate and a circuit board.Type: ApplicationFiled: August 15, 2019Publication date: February 18, 2021Applicant: INTEL CORPORATIONInventors: Lauren A. Link, Andrew J. Brown, Sheng C. Li, Sandeep B. Sane
-
Patent number: 10916486Abstract: Various embodiments disclosed relate to semiconductor device and method of making the same using functional silanes. In various embodiments, the present invention provides a semiconductor device including a silicon die component having a first silica surface. The semiconductor device includes a dielectric layer having a second surface generally facing the first silica surface. The semiconductor device includes an interface defined between the first surface and the second surface. The semiconductor device also includes a silane based adhesion promoter layer disposed within the junction and bonded to at least one of the first silica surface and the dielectric layer second surface.Type: GrantFiled: September 26, 2016Date of Patent: February 9, 2021Assignee: Intel CorporationInventors: Andrew J. Brown, Chi-Mon Chen, Robert Alan May, Amanda E. Schuckman, Wei-Lun Kane Jen
-
Publication number: 20210014972Abstract: Embodiments include package substrates and method of forming the package substrates. A package substrate includes a first encapsulation layer over a substrate, and a second encapsulation layer below the substrate. The package substrate also includes a first interconnect and a second interconnect vertically in the first encapsulation layer, the second encapsulation layer, and the substrate. The first interconnect includes a first plated-through-hole (PTH) core, a first via, and a second via, and the second interconnect includes a second PTH core, a third via, and a fourth via. The package substrate further includes a magnetic portion that vertically surrounds the first interconnect. The first PTH core has a top surface directly coupled to the first via, and a bottom surface directly coupled to the second via. The second PTH core has a top surface directly coupled to the third via, and a bottom surface directly coupled to the fourth via.Type: ApplicationFiled: July 8, 2019Publication date: January 14, 2021Inventors: Brandon C. MARIN, Tarek IBRAHIM, Srinivas PIETAMBARAM, Andrew J. BROWN, Gang DUAN, Jeremy ECTON, Sheng C. LI
-
Publication number: 20200411413Abstract: A substrate for an electronic device may include a first layer, and the first layer may include dielectric material. The first layer may include a first interconnect, and the first interconnect may have a first interconnect profile. The substrate may include a second layer, and the second layer may include dielectric material. The second layer may include a second interconnect, and the second interconnect may have a second interconnect profile. The first interconnect profile may be indicative of a subtractive manufacturing operation and the second interconnect profile may be indicative of an additive manufacturing operation.Type: ApplicationFiled: June 27, 2019Publication date: December 31, 2020Inventors: Amruthavalli Pallavi Alur, Brandon C. Marin, Yikang Deng, Liwei Cheng, Jeremy D. Ecton, Andrew J. Brown, Lauren A. Link, Cheng Xu, Prithwish Chatterjee, Ying Wang
-
Publication number: 20200402720Abstract: A device is disclosed. The device includes a first insulating film structure, a plurality of conductor layers above the first insulating film structure, a Ti structure and a nanocube structure between respective layers of the plurality of conductor layers, the nanocube structure above the Ti structure, and a second insulating film structure above a topmost conductor layer of the plurality of conductor layers.Type: ApplicationFiled: June 20, 2019Publication date: December 24, 2020Inventors: Brandon C. MARIN, Andrew J. BROWN, Kristof DARMAWIKARTA, Jeremy ECTON, Suddhasattwa NAD
-
Publication number: 20200395282Abstract: Embodiments herein describe techniques for a semiconductor device including a package substrate. The package substrate includes a via pad at least partially in a core layer. A first dielectric layer having a first dielectric material is above the via pad and the core layer, where the first dielectric layer has a first through hole that is through the first dielectric layer to reach the via pad. A second dielectric layer having a second dielectric material is at least partially filling the first through hole, where the second dielectric layer has a second through hole that is through the second dielectric layer to reach the via pad. A via is further within the second through hole of the second dielectric layer, surrounded by the second dielectric material, and in contact with the via pad. Other embodiments may be described and/or claimed.Type: ApplicationFiled: June 11, 2019Publication date: December 17, 2020Inventors: Andrew J. BROWN, Luke GARNER, Liwei CHENG, Lauren LINK, Cheng XU, Ying WANG, Bin ZOU, Chong ZHANG
-
Publication number: 20200373157Abstract: A thin-film insulator comprises a first electrode over a substrate. A photo up-converting material is over the first electrode. A cured photo-imageable dielectric (PID) containing a high-k filler material is over the photo up-converting material, wherein the cured PID is less than 4 ?m in thickness, and a second electrode is over the cured PID.Type: ApplicationFiled: May 22, 2019Publication date: November 26, 2020Inventors: Jeremy D. ECTON, Brandon C. MARIN, Andrew J. BROWN, Dilan SENEVIRATNE
-
Publication number: 20200279819Abstract: A coreless semiconductor package comprises a plurality of horizontal layers of dielectric material. A magnetic inductor is situated at least partly in a first group of the plurality of layers. A plated laser stop is formed to protect the magnetic inductor against subsequent acidic processes. An EMIB is situated above the magnetic inductor within a second group of the plurality of layers. Vias and interconnections are configured within the horizontal layers to connect a die of the EMIB to other circuitry. A first level interconnect is formed on the top side of the package to connect to the interconnections. BGA pockets and BGA pads are formed on the bottom side of the package. In a second embodiment a polymer film is used as additional protection against subsequent acidic processes. The magnetic inductor comprises a plurality of copper traces encapsulated in magnetic material.Type: ApplicationFiled: May 15, 2020Publication date: September 3, 2020Inventors: Andrew J. Brown, Rahul Jain, Prithwish Chatterjee, Lauren A. Link, Sai Vadlamani
-
Patent number: 10700021Abstract: A coreless semiconductor package comprises a plurality of horizontal layers of dielectric material. A magnetic inductor is situated at least partly in a first group of the plurality of layers. A plated laser stop is formed to protect the magnetic inductor against subsequent acidic processes. An EMIB is situated above the magnetic inductor within a second group of the plurality of layers. Vias and interconnections are configured within the horizontal layers to connect a die of the EMIB to other circuitry. A first level interconnect is formed on the top side of the package to connect to the interconnections. BGA pockets and BGA pads are formed on the bottom side of the package. In a second embodiment a polymer film is used as additional protection against subsequent acidic processes. The magnetic inductor comprises a plurality of copper traces encapsulated in magnetic material.Type: GrantFiled: August 31, 2018Date of Patent: June 30, 2020Assignee: Intel CorporationInventors: Andrew J. Brown, Rahul Jain, Prithwish Chatterjee, Lauren A. Link, Sai Vadlamani
-
Patent number: 10692965Abstract: Methods of forming an inductor using dry processes are described. A cavity is laser drilled in an insulator. A first magnetic material layer is printed in the cavity. An Ag conductive ink is printed on the first magnetic material layer and a second magnetic material layer printed on the ink. The ink has a trace sandwiched between the first and second magnetic material layers that provides a majority of the inductance of the inductor. A protective insulating layer protects the second magnetic material layer from a wet chemistry solution when contacts are formed to the ink. The second magnetic material layer and ink are deposited in or on the cavity.Type: GrantFiled: September 26, 2018Date of Patent: June 23, 2020Assignee: Intel CorporationInventors: Chong Zhang, Andrew J. Brown, Sheng Li, Sai Vadlamani, Ying Wang
-
Patent number: 10672859Abstract: An apparatus and method of forming a magnetic inductor circuit. A substrate is provided and a first magnetic layer is formed in contact with one layer of the substrate. A conductive trace is formed in contact with the first magnetic layer. A sacrificial cooper layer protects the magnetic material from wet chemistry process steps. A conductive connection is formed from the conductive trace to the outside substrate, the conductive connection comprising a horizontal connection formed by in-layer plating. A second magnetic layer is formed in contact with the conductive trace. Instead of a horizontal connection, a vertical conductive connection can be formed that is perpendicular to the magnetic layers, by drilling a first via in a second of the magnetic layers, forming a buildup layer, and drilling a second via through the buildup layer, where the buildup layer protects the magnetic layers from wet chemistry processes.Type: GrantFiled: June 27, 2018Date of Patent: June 2, 2020Assignee: Intel CorporationInventors: Andrew J. Brown, Rahul Jain, Sheng Li, Sai Vadlamani, Chong Zhang