Patents by Inventor Andrew J. Read
Andrew J. Read has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 11920497Abstract: A ceramic matrix composite includes a plurality of ceramic fibers and an interface coating disposed on the plurality of ceramic fibers. The interface coating includes a carbon-based layer disposed on each ceramic fiber of the plurality of ceramic fibers and a boron-nitride based layer disposed on the first carbon-based layer. The ceramic matrix composite also includes a ceramic matrix surrounding the plurality of ceramic fibers. A ceramic matrix composite and a method of forming a ceramic matrix composite component are also disclosed.Type: GrantFiled: December 3, 2021Date of Patent: March 5, 2024Assignee: RTX CorporationInventors: Olivier H. Sudre, Nitin Garg, John H. Shaw, Kathryn S. Read, Cristal Chan, Mary Colby, Andrew J. Lazur, Tania Bhatia Kashyap
-
Patent number: 5682337Abstract: The present invention describes a novel method and apparatus for sampling an input/output pin of an electronic device at high speeds, comprising the steps of: driving the device input/output pin through a series resistor with a middle voltage between the high and low voltages of the device; sampling and latching the voltage at the input/output pin; comparing the latched voltage at the device input/output pin with a high threshold voltage which is between the high voltage of the device and the middle voltage; comparing the latched voltage at the device input/output pin with a low threshold voltage which is between the low voltage of the device and the middle voltage; and using the results of the two comparisons to determine whether the device input/output pin is driving high, driving low, or in an input mode.Type: GrantFiled: April 13, 1995Date of Patent: October 28, 1997Assignee: Synopsys, Inc.Inventors: Sani El-Fishawy, Andrew J. Read, L. Curtis Widdoes, Robert Mardjuki
-
Patent number: 5673295Abstract: A hardware interface generates and synchronizes precisely timed digital signals. The hardware interface receives data bits and associated timing information for application to a Hardware Modeling Element (HME). Preferably there are at least two modules, each including a clock generating circuit which has an input for receiving a master clock signal, a divider circuit for generating therefrom a plurality of evenly timed internal clock signals, wherein a first one of the internal clock signals rises at the same time as the master clock signal, and a phase adjusting circuit for receiving a feedback control signal for adjusting a phase delay in accordance with a sensed throughput delay. Each module also includes a timing multiplexer which receives the internal clock signals and each having a plurality of data channels, each having approximately the same throughput delay.Type: GrantFiled: April 13, 1995Date of Patent: September 30, 1997Assignee: Synopsis, IncorporatedInventors: Andrew J. Read, Sani El-Fishawy, Robert Mardjuki, Michael Lee
-
Patent number: 5625580Abstract: An improved hardware modeling system that is preferably embodied as a stand-alone system for networked connection to one or a variety of host computers that are used to design digital electronics systems, the hardware modeling system having a network interface for communicating between the hardware modeling system and the host computer, a central processing unit for controlling operation of the hardware modeling system, a central timing unit for generating timing signals for use in the operation of the hardware modeling system including the generation of precision clocks, data formatting strobes and sample strobes, an internal pattern bus for transmission of read/write requests from the central processing unit in one operational mode and pattern sequences for stimulation of the hardware modeling element in a second operational mode, a pattern controller for controlling presentation and delivery of the pattern sequences to the pattern bus, a pattern memory connected to the pattern controller for storing stimulType: GrantFiled: September 26, 1994Date of Patent: April 29, 1997Assignee: Synopsys, Inc.Inventors: Andrew J. Read, Mark S. Papamarcos, Wayne P. Heideman, Robert K. Mardjuki, Robert K. Couch, Peter R. Jaeger, William F. Kappauf, Lawrence C. Widdoes, Jr., Louis K. Scheffer
-
Patent number: 5369593Abstract: An improved system for and method of connecting a hardware modeling element to the pin electronics circuitry of a hardware modeling system, with the improved system having circuitry and structures that will allow it to be connected to a hardware modeling system that is powered, circuitry to indicate to the pin electronics circuitry that the improved system is connected to it, circuitry to identify the hardware modeling element supported by the improved system to the hardware modeling system, circuitry to indicate to the hardware modeling system when the hardware modeling element is initialized so evaluation of it by the hardware modeling system can commence, circuitry to generate selectable supply voltages for the powering the hardware modeling element, and a hardware modeling element connector that will allow the connection of a family of hardware modeling elements to the same connector without the need to change the connector.Type: GrantFiled: October 18, 1991Date of Patent: November 29, 1994Assignee: Synopsys Inc.Inventors: Mark S. Papamarcos, Andrew J. Read, Wayne P. Heideman, Robert K. Mardjuki, Robert K. Couch, Peter R. Jaeger, William F. Kappauf, Melvin Rudin, Norman F. Kelly, Lawrence C. Widdoes, Jr.
-
Patent number: 5353243Abstract: An improved hardware modeling system that is preferably embodied as a stand-alone system for networked connection to one or a variety of host computers that are used to design digital electronics systems, the hardware modeling system having a network interface for communicating between the hardware modeling system and the host computer, a central processing unit for controlling operation of the hardware modeling system, a central timing unit for generating timing signals for use in the operation of the hardware modeling system including the generation of precision clocks, data formatting strobes and sample strobes, an internal pattern bus for transmission of read/write requests from the central processing unit in one operational mode and pattern sequences for stimulation of the hardware modeling element in a second operational mode, a pattern controller for controlling presentation and delivery of the pattern sequences to the pattern bus, a pattern memory connected to the pattern controller for storing stimulType: GrantFiled: August 31, 1992Date of Patent: October 4, 1994Assignee: Synopsys Inc.Inventors: Andrew J. Read, Mark S. Papamarcos, Wayne P. Heideman, Robert K. Mardjuki, Robert K. Couch, Peter R. Jaeger, William F. Kappauf, Lawrence C. Widdoes, Jr., Louis K. Scheffer
-
Patent number: 4953536Abstract: Water heating apparatus by flow of electric current through the water from a set, for example, of eight electrodes whose surface areas for current flow are proportional to the value of two raised to the eight exponents zero to seven, that is 1 to 128. This gives an area range of 1:256 which can be switched in binary digital manner automatically by solid state circuitry in response to a temperature window, electric current flow or other indicators. This gives automatic compensation for wide water conductivity ranges and flow rates without any moving parts to give a practical mass-produced industrial or domestic water heater.Type: GrantFiled: July 7, 1988Date of Patent: September 4, 1990Inventors: Cedric Israelsohn, Andrew J. Read