Patents by Inventor Andrew M. Kowles
Andrew M. Kowles has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 11914474Abstract: Disclosed is a system including a memory device having a plurality of physical memory segments and a processing device to perform operations that include, responsive to detecting a failure of a memory operation associated with a physical memory segment of the plurality of physical memory segments, quarantining the physical memory segment, responsive to quarantining the physical memory segment, performing one or more scanning operations on the physical memory segment, and determining, based on results of the one or more scanning operations, a viability status of the physical memory segment, wherein the viability status indicates an ability of the physical memory segment to store data.Type: GrantFiled: February 13, 2023Date of Patent: February 27, 2024Assignee: Micron Technology, Inc.Inventors: Tyler L. Betz, Andrew M. Kowles, Adam J. Hieb
-
Patent number: 11762567Abstract: Devices, methods, and media are described for runtime memory allocation to avoid defects. One embodiment includes assigning a plurality of memory blocks of a memory sub-system to a plurality of erase groups, such that each erase group of the plurality of erase groups comprises two or more memory blocks of the plurality of memory blocks. A bad block association is determined for each erase group of the plurality of erase groups. Prior to a memory condition being met, memory resources of the memory sub-system are allocated by erase group based on a first set of criteria which are based at least in part on the bad block association for each erase group in order to prioritize use of erase groups with fewer bad blocks.Type: GrantFiled: August 6, 2021Date of Patent: September 19, 2023Assignee: Micron Technology, Inc.Inventors: Woei Chen Peh, Eng Hong Tan, Andrew M. Kowles, Xiaoxin Zou, Zaihas Amri Fahdzan Bin Hasfar
-
Publication number: 20230195572Abstract: Disclosed is a system including a memory device having a plurality of physical memory segments and a processing device to perform operations that include, responsive to detecting a failure of a memory operation associated with a physical memory segment of the plurality of physical memory segments, quarantining the physical memory segment, responsive to quarantining the physical memory segment, performing one or more scanning operations on the physical memory segment, and determining, based on results of the one or more scanning operations, a viability status of the physical memory segment, wherein the viability status indicates an ability of the physical memory segment to store data.Type: ApplicationFiled: February 13, 2023Publication date: June 22, 2023Inventors: Tyler L. Betz, Andrew M. Kowles, Adam J. Hieb
-
Patent number: 11646077Abstract: An apparatus includes a component coupleable to a memory device. The component can be configured to analyze a plurality of sets of memory cells of the memory device to determine quality attributes associated with the plurality of sets of memory cells and assign grades to one or more sets of the memory cells based, at least in part, on the determined quality attributes. The component can be configured to allocate at least one of the plurality of sets of memory cells for use by the memory device based, at least in part, on the assigned grade associated with the one or more sets of the memory cells.Type: GrantFiled: April 26, 2021Date of Patent: May 9, 2023Assignee: Micron Technology, Inc.Inventors: Andrew M. Kowles, Kevin R. Brandt
-
Patent number: 11579968Abstract: Disclosed is a system including a memory device having a plurality of physical memory segments and a processing device to perform operations that include, responsive to detecting a failure of a memory operation associated with a physical memory segment of the plurality of physical memory segments, quarantining the physical memory segment, responsive to quarantining the physical memory segment, performing one or more scanning operations on the physical memory segment, and determining, based on results of the one or more scanning operations, a viability status of the physical memory segment, wherein the viability status indicates an ability of the physical memory segment to store data.Type: GrantFiled: August 26, 2020Date of Patent: February 14, 2023Assignee: MICRON TECHNOLOGY, INC.Inventors: Tyler L. Betz, Andrew M. Kowles, Adam J. Hieb
-
Publication number: 20220214970Abstract: Aspects of the present disclosure provide systems and methods for improved power loss protection in a memory sub-system of a device. In particular, a power loss protection component allocates a portion of the memory sub-system to non-volatile memory. Responsive to detecting a trigger event at the device, wherein the trigger event may include asynchronous power loss of the device, the power loss protection component detects data written to a volatile cache of the memory sub-system, retrieves the data from the volatile cache, and writes the data to the portion of the memory sub-system allocated to the non-volatile memory.Type: ApplicationFiled: March 23, 2022Publication date: July 7, 2022Inventor: Andrew M. Kowles
-
Patent number: 11301381Abstract: Aspects of the present disclosure provide systems and methods for improved power loss protection in a memory sub-system of a device. In particular, a power loss protection component allocates a portion of the memory sub-system to non-volatile memory. Responsive to detecting a trigger event at the device, wherein the trigger event may include asynchronous power loss of the device, the power loss protection component detects data written to a volatile cache of the memory sub-system, retrieves the data from the volatile cache, and writes the data to the portion of the memory sub-system allocated to the non-volatile memory.Type: GrantFiled: June 25, 2020Date of Patent: April 12, 2022Assignee: Micron Technology, Inc.Inventor: Andrew M. Kowles
-
Publication number: 20220066868Abstract: Disclosed is a system including a memory device having a plurality of physical memory segments and a processing device to perform operations that include, responsive to detecting a failure of a memory operation associated with a physical memory segment of the plurality of physical memory segments, quarantining the physical memory segment, responsive to quarantining the physical memory segment, performing one or more scanning operations on the physical memory segment, and determining, based on results of the one or more scanning operations, a viability status of the physical memory segment, wherein the viability status indicates an ability of the physical memory segment to store data.Type: ApplicationFiled: August 26, 2020Publication date: March 3, 2022Inventors: Tyler L. Betz, Andrew M. Kowles, Adam J. Hieb
-
Publication number: 20210365195Abstract: Devices, methods, and media are described for runtime memory allocation to avoid defects. One embodiment includes assigning a plurality of memory blocks of a memory sub-system to a plurality of erase groups, such that each erase group of the plurality of erase groups comprises two or more memory blocks of the plurality of memory blocks. A bad block association is determined for each erase group of the plurality of erase groups. Prior to a memory condition being met, memory resources of the memory sub-system are allocated by erase group based on a first set of criteria which are based at least in part on the bad block association for each erase group in order to prioritize use of erase groups with fewer bad blocks.Type: ApplicationFiled: August 6, 2021Publication date: November 25, 2021Inventors: Woei Chen Peh, Eng Hong Tan, Andrew M. Kowles, Xiaoxin Zou, Zaihas Amri Fahdzan Bin Hasfar
-
Patent number: 11112979Abstract: Devices, methods, and media are described for runtime memory allocation to avoid defects. One embodiment includes assigning a plurality of memory blocks of a memory sub-system to a plurality of erase groups, such that each erase group of the plurality of erase groups comprises two or more memory blocks of the plurality of memory blocks. A bad block association is determined for each erase group of the plurality of erase groups. Prior to a memory condition being met, memory resources of the memory sub-system are allocated by erase group based on a first set of criteria which are based at least in part on the bad block association for each erase group in order to prioritize use of erase groups with fewer bad blocks.Type: GrantFiled: July 26, 2019Date of Patent: September 7, 2021Assignee: Micron Technology, Inc.Inventors: Woei Chen Peh, Eng Hong Tan, Andrew M. Kowles, Xiaoxin Zou, Zaihas Amri Fahdzan Bin Hasfar
-
Publication number: 20210241827Abstract: An apparatus includes a component coupleable to a memory device. The component can be configured to analyze a plurality of sets of memory cells of the memory device to determine quality attributes associated with the plurality of sets of memory cells and assign grades to one or more sets of the memory cells based, at least in part, on the determined quality attributes. The component can be configured to allocate at least one of the plurality of sets of memory cells for use by the memory device based, at least in part, on the assigned grade associated with the one or more sets of the memory cells.Type: ApplicationFiled: April 26, 2021Publication date: August 5, 2021Inventors: Andrew M. Kowles, Kevin R. Brandt
-
Patent number: 11011223Abstract: An apparatus includes a component coupleable to a memory device. The component can be configured to analyze a plurality of sets of memory cells of the memory device to determine quality attributes associated with the plurality of sets of memory cells and assign grades to one or more sets of the memory cells based, at least in part, on the determined quality attributes. The component can be configured to allocate at least one of the plurality of sets of memory cells for use by the memory device based, at least in part, on the assigned grade associated with the one or more sets of the memory cells.Type: GrantFiled: August 27, 2019Date of Patent: May 18, 2021Assignee: Micron Technology, Inc.Inventors: Andrew M. Kowles, Kevin R. Brandt
-
Patent number: 10983911Abstract: In one embodiment, a method is operable in an over-provisioned storage device comprising a cache region and a main storage region. The method includes compressing incoming data, generating a compression parameter for the compressed data, and storing at least a portion of the compressed data in chunks in the main storage region of the storage device. The method also includes predicting when to store other chunks of the compressed data in the cache region based on the compression parameter.Type: GrantFiled: September 1, 2017Date of Patent: April 20, 2021Assignee: SEAGATE TECHNOLOGY LLCInventor: Andrew M. Kowles
-
Publication number: 20210065789Abstract: An apparatus includes a component coupleable to a memory device. The component can be configured to analyze a plurality of sets of memory cells of the memory device to determine quality attributes associated with the plurality of sets of memory cells and assign grades to one or more sets of the memory cells based, at least in part, on the determined quality attributes. The component can be configured to allocate at least one of the plurality of sets of memory cells for use by the memory device based, at least in part, on the assigned grade associated with the one or more sets of the memory cells.Type: ApplicationFiled: August 27, 2019Publication date: March 4, 2021Inventors: Andrew M. Kowles, Kevin R. Brandt
-
Publication number: 20210026547Abstract: Devices, methods, and media are described for runtime memory allocation to avoid defects. One embodiment includes assigning a plurality of memory blocks of a memory sub-system to a plurality of erase groups, such that each erase group of the plurality of erase groups comprises two or more memory blocks of the plurality of memory blocks. A bad block association is determined for each erase group of the plurality of erase groups. Prior to a memory condition being met, memory resources of the memory sub-system are allocated by erase group based on a first set of criteria which are based at least in part on the bad block association for each erase group in order to prioritize use of erase groups with fewer bad blocks.Type: ApplicationFiled: July 26, 2019Publication date: January 28, 2021Inventors: Woei Chen Peh, Eng Hong Tan, Andrew M. Kowles, Xiaoxin Zou, Zaihas Amri Fahdzan Bin Hasfar
-
Publication number: 20200327056Abstract: Aspects of the present disclosure provide systems and methods for improved power loss protection in a memory sub-system of a device. In particular, a power loss protection component allocates a portion of the memory sub-system to non-volatile memory. Responsive to detecting a trigger event at the device, wherein the trigger event may include asynchronous power loss of the device, the power loss protection component detects data written to a volatile cache of the memory sub-system, retrieves the data from the volatile cache, and writes the data to the portion of the memory sub-system allocated to the non-volatile memory.Type: ApplicationFiled: June 25, 2020Publication date: October 15, 2020Inventor: Andrew M. Kowles
-
Patent number: 10725912Abstract: Aspects of the present disclosure provide systems and methods for improved power loss protection in a memory sub-system of a device. In particular, a power loss protection component allocates a portion of the memory sub-system to non-volatile memory. Responsive to detecting a trigger event at the device, wherein the trigger event may include asynchronous power loss of the device, the power loss protection component detects data written to a volatile cache of the memory sub-system, retrieves the data from the volatile cache, and writes the data to the portion of the memory sub-system allocated to the non-volatile memory.Type: GrantFiled: December 19, 2018Date of Patent: July 28, 2020Assignee: Micron Technology, Inc.Inventor: Andrew M. Kowles
-
Publication number: 20200201761Abstract: Aspects of the present disclosure provide systems and methods for improved power loss protection in a memory sub-system of a device. In particular, a power loss protection component allocates a portion of the memory sub-system to non-volatile memory. Responsive to detecting a trigger event at the device, wherein the trigger event may include asynchronous power loss of the device, the power loss protection component detects data written to a volatile cache of the memory sub-system, retrieves the data from the volatile cache, and writes the data to the portion of the memory sub-system allocated to the non-volatile memory.Type: ApplicationFiled: December 19, 2018Publication date: June 25, 2020Inventor: Andrew M. Kowles
-
Patent number: 10496280Abstract: A method for data steering in tiered storage is described. In one embodiment, the method includes ranking storage areas of a storage device according to latency of access. In some embodiments, the storage areas include at least a first storage area and a second storage area. The method includes identifying first data at the storage device, passing a portion of the first data through a compression algorithm, and analyzing a result of passing the portion of the first data through the compression algorithm. In some cases, the result includes a score of compression savings associated with the portion of the first data. If the result satisfies a threshold associated with the first storage area, the first data is stored in the first storage area. If the result satisfies a threshold associated with the second storage area, the first data is stored in the second storage area.Type: GrantFiled: September 25, 2015Date of Patent: December 3, 2019Assignee: SEAGATE TECHNOLOGY LLCInventor: Andrew M. Kowles
-
Patent number: 10379741Abstract: Implementations disclosed herein provide for increasing storage drive performance by reserving a region of user-writeable storage space on a storage medium for overprovisioning uses, including performance-enhancing functions. Until a capacity condition of the storage drive is satisfied, write operations targeting the reserved region are written to another equal-sized region that does not contain user data.Type: GrantFiled: April 17, 2014Date of Patent: August 13, 2019Assignee: SEAGATE TECHNOLOGY LLCInventors: Daniel J. Sokolov, Bang C. Nguyen, Andrew M. Kowles, Cameron S. McGary, Adam J. Weikal, Brian T. Edgar