Patents by Inventor Andrew R. Rawson
Andrew R. Rawson has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 9058163Abstract: In one embodiment, a processor comprises a programmable map and a circuit. The programmable map is configured to store data that identifies at least one instruction for which an architectural modification of an instruction set architecture implemented by the processor has been defined, wherein the processor does not implement the modification. The circuitry is configured to detect the instruction or its memory operands and cause a transition to Known Good Code (KGC), wherein the KGC is protected from unauthorized modification and is provided from an authenticated entity. The KGC comprises code that, when executed, emulates the modification. In another embodiment, an integrated circuit comprises at least one processor core; at least one other circuit; and a KGC source configured to supply KGC to the processor core for execution. The KGC comprises interface code for the other circuit whereby an application executing on the processor core interfaces to the other circuit through the KGC.Type: GrantFiled: November 13, 2013Date of Patent: June 16, 2015Assignee: Advanced Micro Devices, Inc.Inventors: Garth D. Hillman, Geoffrey S. Strongin, Andrew R. Rawson, Gary H. Simpson, Ralf Findeisen
-
Publication number: 20140129810Abstract: In one embodiment, a processor comprises a programmable map and a circuit. The programmable map is configured to store data that identifies at least one instruction for which an architectural modification of an instruction set architecture implemented by the processor has been defined, wherein the processor does not implement the modification. The circuitry is configured to detect the instruction or its memory operands and cause a transition to Known Good Code (KGC), wherein the KGC is protected from unauthorized modification and is provided from an authenticated entity. The KGC comprises code that, when executed, emulates the modification. In another embodiment, an integrated circuit comprises at least one processor core; at least one other circuit; and a KGC source configured to supply KGC to the processor core for execution. The KGC comprises interface code for the other circuit whereby an application executing on the processor core interfaces to the other circuit through the KGC.Type: ApplicationFiled: November 13, 2013Publication date: May 8, 2014Applicant: Advanced Micro Devices, Inc.Inventors: Garth D. Hillman, Geoffrey S. Strongin, Andrew R. Rawson, Gary H. Simpson, Ralf Findeisen
-
Patent number: 8612729Abstract: In one embodiment, a processor comprises a programmable map and a circuit. The programmable map is configured to store data that identifies at least one instruction for which an architectural modification of an instruction set architecture implemented by the processor has been defined, wherein the processor does not implement the modification. The circuitry is configured to detect the instruction or its memory operands and cause a transition to Known Good Code (KGC), wherein the KGC is protected from unauthorized modification and is provided from an authenticated entity. The KGC comprises code that, when executed, emulates the modification. In another embodiment, an integrated circuit comprises at least one processor core; at least one other circuit; and a KGC source configured to supply KGC to the processor core for execution. The KGC comprises interface code for the other circuit whereby an application executing on the processor core interfaces to the other circuit through the KGC.Type: GrantFiled: December 17, 2007Date of Patent: December 17, 2013Assignee: Advanced Micro Devices, Inc.Inventors: Garth D. Hillman, Geoffrey Strongin, Andrew R. Rawson, Gary H. Simpson, Ralf Findeisen
-
Patent number: 8311222Abstract: A system including a first module and a second module. The first module includes a linear feedback shift register (LFSR) and a permutator circuit. The LFSR outputs a pseudo-random sequence of digital values based on a stored key value. The permutator circuit operates on successive groups of input bits using the pseudo-random sequence. For each of said successive groups, the permutator circuit: (a) selects a bit permutation based on a respective one of the digital values in the pseudo-random sequence, (b) permutes the bits of the group using the selected bit permutation to obtain a resultant group of bits, and (c) transmits the resultant group onto an output bus. The second module also includes an LFSR and a permutator circuit that operate to invert the permutations applied by the first module. In a two-dimensional embodiment, the first module and second module may include additional circuitry for scrambling bits between groups.Type: GrantFiled: August 26, 2008Date of Patent: November 13, 2012Assignee: GLOBALFOUNDRIES, Inc.Inventor: Andrew R. Rawson, Sr.
-
Patent number: 7831813Abstract: In one embodiment, a processor comprises a programmable map and a circuit. The programmable map is configured to store data that identifies at least one instruction for which an architectural modification of an instruction set architecture implemented by the processor has been defined, wherein the processor does not implement the modification. The circuitry is configured to detect the instruction or its memory operands and cause a transition to Known Good Code (KGC), wherein the KGC is protected from unauthorized modification and is provided from an authenticated entity. The KGC comprises code that, when executed, emulates the modification. In another embodiment, an integrated circuit comprises at least one processor core; at least one other circuit; and a KGC source configured to supply KGC to the processor core for execution. The KGC comprises interface code for the other circuit whereby an application executing on the processor core interfaces to the other circuit through the KGC.Type: GrantFiled: December 17, 2007Date of Patent: November 9, 2010Assignee: GLOBALFOUNDRIES Inc.Inventors: Garth D. Hillman, Geoffrey Strongin, Andrew R. Rawson, Gary H. Simpson, Ralf Findeisen
-
Publication number: 20100174890Abstract: In one embodiment, a processor comprises a programmable map and a circuit. The programmable map is configured to store data that identifies at least one instruction for which an architectural modification of an instruction set architecture implemented by the processor has been defined, wherein the processor does not implement the modification. The circuitry is configured to detect the instruction or its memory operands and cause a transition to Known Good Code (KGC), wherein the KGC is protected from unauthorized modification and is provided from an authenticated entity. The KGC comprises code that, when executed, emulates the modification. In another embodiment, an integrated circuit comprises at least one processor core; at least one other circuit; and a KGC source configured to supply KGC to the processor core for execution. The KGC comprises interface code for the other circuit whereby an application executing on the processor core interfaces to the other circuit through the KGC.Type: ApplicationFiled: December 17, 2007Publication date: July 8, 2010Inventors: Garth D. Hillman, Geoffrey Strongin, Andrew R. Rawson, Gary H. Simpson, Ralf Findeisen
-
Publication number: 20100141664Abstract: A computer graphics processing system provides efficient migrating of a GPU context as a result of a context switching operation. More specifically, the efficient migrating provides a graphics processing unit with context switch module which accelerates loading and otherwise accessing context data representing a snapshot of the state of the GPU. The snapshot includes its mapping of GPU content of external memory buffers.Type: ApplicationFiled: December 8, 2008Publication date: June 10, 2010Inventors: Andrew R. Rawson, Mark S. Grossman
-
Publication number: 20100054471Abstract: A system including a first module and a second module. The first module includes a linear feedback shift register (LFSR) and a permutator circuit. The LFSR outputs a pseudo-random sequence of digital values based on a stored key value. The permutator circuit operates on successive groups of input bits using the pseudo-random sequence. For each of said successive groups, the permutator circuit: (a) selects a bit permutation based on a respective one of the digital values in the pseudo-random sequence, (b) permutes the bits of the group using the selected bit permutation to obtain a resultant group of bits, and (c) transmits the resultant group onto an output bus. The second module also includes an LFSR and a permutator circuit that operate to invert the permutations applied by the first module. In a two-dimensional embodiment, the first module and second module may include additional circuitry for scrambling bits between groups.Type: ApplicationFiled: August 26, 2008Publication date: March 4, 2010Inventor: Andrew R. Rawson, SR.
-
Publication number: 20100013839Abstract: A computer graphics processing system includes an integrated graphics and network hardware device having a PCI Express interface logic unit, a graphics processor unit, a graphics memory, a compression unit and a network interface unit, all connected together on a PCI Express adapter card using one or more dedicated communication interfaces so that data traffic for graphics processing and network communication need not be routed over a peripheral interface circuit which has a communications bandwidth that must be shared with other system components.Type: ApplicationFiled: July 21, 2008Publication date: January 21, 2010Inventor: Andrew R. Rawson
-
Publication number: 20100011012Abstract: A method and apparatus are provided for generating virtual channels to selectively compress and deliver different data streams over a communication medium to a thin client receiving device by selecting a compression technique for each data stream that takes into account the data stream type, the bandwidth/latency characteristics of the communication channel, and the processing capabilities of the thin client that is the target or source of the data. By selectively compressing data streams within multiple virtual channels that are aggregated into a combined data stream to the receiving device, each individual data stream is individually compressed and packetized within its virtual channel based on the specific different delivery, bandwidth, latency and data fidelity requirements for that data stream, as well as the processing capability of the receiving device.Type: ApplicationFiled: July 9, 2008Publication date: January 14, 2010Inventor: Andrew R. Rawson
-
Publication number: 20090193230Abstract: A computer system includes a main processor and a security control processor that is coupled to the main processor and configured to control and monitor an operational state of the main processor. To ensure the computer system may be trusted, the security control processor may be configured to hold the main processor in a slave mode during initialization of the security control processor such that the main processor is not operable to fetch and execute instructions from an instruction source external to the main processor, for example. In addition, the security control processor may be configured to initialize the operational state of the main processor to a predetermined state by transferring to the main processor via a control interface one or more instructions and to cause the main processor to execute the one or more instructions while the main processor is held in the slave mode.Type: ApplicationFiled: January 30, 2008Publication date: July 30, 2009Inventors: Ralf Findeisen, Geoffrey S. Strongin, Andrew R. Rawson, Garth D. Hillman, Gary H. Simpson
-
Publication number: 20090183245Abstract: In one embodiment, a computer system comprises one or more components and a secure computing environment coupled to the components. The secure computing environment is configured to program at least one of the components to enter a limited functionality mode responsive to expiration of a use right to the computer system, wherein operation of the computer system in the limited functionality mode is reduced compared to operation when the use right has not expired. The secure computing environment is configured to monitor the components in the limited functionality mode to detect that a limited functionality mode configuration has been modified by an unauthorized entity and to cause the computer system to enter a second mode in which operation of the computer system is reduced compared to operation in the limited functionality mode in response.Type: ApplicationFiled: January 10, 2008Publication date: July 16, 2009Inventors: Gary H. Simpson, Geoffrey Strongin, Andrew R. Rawson, Garth D. Hillman, Ralf Findeisen
-
Publication number: 20090158015Abstract: In one embodiment, a processor comprises a programmable map and a circuit. The programmable map is configured to store data that identifies at least one instruction for which an architectural modification of an instruction set architecture implemented by the processor has been defined, wherein the processor does not implement the modification. The circuitry is configured to detect the instruction or its memory operands and cause a transition to Known Good Code (KGC), wherein the KGC is protected from unauthorized modification and is provided from an authenticated entity. The KGC comprises code that, when executed, emulates the modification. In another embodiment, an integrated circuit comprises at least one processor core; at least one other circuit; and a KGC source configured to supply KGC to the processor core for execution. The KGC comprises interface code for the other circuit whereby an application executing on the processor core interfaces to the other circuit through the KGC.Type: ApplicationFiled: December 17, 2007Publication date: June 18, 2009Inventors: Garth D. Hillman, Geoffrey Strongin, Andrew R. Rawson, Gary H. Simpson, Ralf Findeisen
-
Publication number: 20090092248Abstract: A first electronic module authenticates a second electronic module via encrypted communications between the first electronic module and the second electronic module. In response to determining the second electronic module is authenticated, the first electronic module is configured to conduct unencrypted communications with the second electronic module. Otherwise, in response to determining the second electronic module is unauthenticated, the first electronic module is configured to disable one or more functions of the first electronic module.Type: ApplicationFiled: October 4, 2007Publication date: April 9, 2009Applicant: ADVANCED MICRO DEVICES, INC.Inventor: Andrew R. Rawson
-
Publication number: 20080235477Abstract: A method and system for dynamically relocating regions of memory in computing systems. During the execution of software application(s) on a computing system, a relocation of data in a region of memory may be performed. A coherent data mover is coupled to system memory, memory controller(s), and processor(s) of a computing system. The mover executes commands such as copying a specific region of memory from its current source location in system memory to a new target location in system memory without suspending access of the data. During a copy of data from the first portion to the second portion, the mover monitors transactions which modify data in the first portion which has already been copied. Subsequent to copying all of the data, the mover re-copies those data elements which were detected to be modified during the copy operation.Type: ApplicationFiled: March 19, 2007Publication date: September 25, 2008Inventor: Andrew R. Rawson
-
Patent number: 6182223Abstract: A method and apparatus of a computer based security system to prevent unauthorized access to computer-stored information comprising several components. These comprise of an intrusion detection mechanism, a ROM-based firmware program, an internal battery sized to provide several minutes of operation of the computer system and all its internal devices, and a mechanism to reset the central processing unit of the computer and switch to battery power responsive to the intrusion detection mechanism.Type: GrantFiled: June 10, 1998Date of Patent: January 30, 2001Assignee: International Business Machines CorporationInventor: Andrew R. Rawson