Abstract: A repair fuse element and method of construction are disclosed that eliminate or substantially reduce the disadvantages and problems associated with prior fuse elements. In one embodiment, the fuse element is constructed with a rectangular-shaped contact. The contact is made long enough so that it makes contact at each end with a metal layer, but design rule spacing is still maintained between the connections with the metal layer. The overlapping areas between the rectangular contact and the metal layers are asymmetrical. Alternatively, these overlapping areas are smaller than the design rule overlap requirements. In a second embodiment, a fuse element is constructed with a plurality of rectangular-shaped contacts. As a result, a current value that is significantly lower than conventional fuse current values, can be used to melt such a contact or blow the fuse.

Abstract: A repair fuse element and method of construction are disclosed that eliminate or substantially reduce the disadvantages and problems associated with prior fuse elements. In one embodiment, the fuse element is constructed with a rectangular-shaped contact. The contact is made long enough so that it makes contact at each end with a metal layer, but design rule spacing is still maintained between the connections with the metal layer. The overlapping areas between the rectangular contact and the metal layers are asymmetrical. Alternatively, these overlapping areas are smaller than the design rule overlap requirements. In a second embodiment, a fuse element is constructed with a plurality of rectangular-shaped contacts. As a result, a current value that is significantly lower than conventional fuse current values, can be used to melt such a contact or blow the fuse.

Abstract: A repair fuse element and method of construction are disclosed that eliminate or substantially reduce the disadvantages and problems associated with prior fuse elements. In one embodiment, the fuse element is constructed with a rectangular-shaped contact. The contact is made long enough so that it makes contact at each end with a metal layer, but design rule spacing is still maintained between the connections with the metal layer. The overlapping areas between the rectangular contact and the metal layers are asymmetrical. Alternatively, these overlapping areas are smaller than the design rule overlap requirements. In a second embodiment, a fuse element is constructed with a plurality of rectangular-shaped contacts. As a result, a current value that is significantly lower than conventional fuse current values, can be used to melt such a contact or blow the fuse.

Abstract: A repair fuse element and method of construction are disclosed that eliminate or substantially reduce the disadvantages and problems associated with prior fuse elements. In one embodiment, the fuse element is constructed with a rectangular-shaped contact. The contact is made long enough so that it makes contact at each end with a metal layer, but design rule spacing is still maintained between the connections with the metal layer. The overlapping areas between the rectangular contact and the metal layers are asymmetrical. Alternatively, these overlapping areas are smaller than the design rule overlap requirements. In a second embodiment, a fuse element is constructed with a plurality of rectangular-shaped contacts. As a result, a current value that is significantly lower than conventional fuse current values, can be used to melt such a contact or blow the fuse.

Abstract: A repair fuse element and method of construction are disclosed that eliminate or substantially reduce the disadvantages and problems associated with prior fuse elements. In one embodiment, the fuse element is constructed with a rectangular-shaped contact. The contact is made long enough so that it makes contact at each end with a metal layer, but design rule spacing is still maintained between the connections with the metal layer. The overlapping areas between the rectangular contact and the metal layers are asymmetrical. Alternatively, these overlapping areas are smaller than the design rule overlap requirements. In a second embodiment, a fuse element is constructed with a plurality of rectangular-shaped contacts. As a result, a current value that is significantly lower than conventional fuse current values, can be used to melt such a contact or blow the fuse.

Abstract: Capacitance for MIM capacitors is increased by connecting another interdigitated pattern at the poly level in parallel with overlying patterns at the metal levels. The poly layout is optimized to maximize intralevel capacitive coupling through sidewall nitride.

Abstract: A repair fuse element and method of construction are disclosed that eliminate or substantially reduce the disadvantages and problems associated with prior fuse elements. In one embodiment, the fuse element is constructed with a rectangular-shaped contact. The contact is made long enough so that it makes contact at each end with a metal layer, but design rule spacing is still maintained between the connections with the metal layer. The overlapping areas between the rectangular contact and the metal layers are asymmetrical. Alternatively, these overlapping areas are smaller than the design rule overlap requirements. In a second embodiment, a fuse element is constructed with a plurality of rectangular-shaped contacts. As a result, a current value that is significantly lower than conventional fuse current values, can be used to melt such a contact or blow the fuse.

Abstract: Capacitance for MIM capacitors is increased by connecting another interdigitated pattern at the poly level in parallel with overlying patterns at the metal levels. The poly layout is optimized to maximize intralevel capacitive coupling through sidewall nitride.

Abstract: A first test structure (40) is used to measure both the gate resistance/linewidth and transistor performance. A gate line (42) crosses a moat region (44) with source (48) and drain (50) regions formed on either side of the gate line (42). The gate line (42) is connected to four probe pads (52) in an H configuration for accurate linewidth measurements. A second test structure (70) may be used alone or in conjunction with the first test structure. A single gate line (72) crosses a moat region (74) several times. This allows both capacitance and gate gate-resistance measurements with the same test structure and for more accurate TLD measurement.

Abstract: A method of fabricating a bipolar transistor concurrently with an MOS device comprising the steps of forming an NPN bipolar transistor by providing a semiconductor wafer (1) having a semiconductor region (3) of predetermined conductivity type having a surface. An emitter region (33) and a collector contact region (35) are formed in and extend to the surface of the semiconductor region (3) of predetermined conductivity type with an implant of the predetermined conductivity type. An intrinsic base region (43) is formed extending to the surface by implanting an impurity of opposite conductivity type in the semiconductor region (3) isolating the emitter region (33) from the semiconductor region of predetermined conductivity type. An insulating layer (49) is formed on the semiconductor region of predetermined conductivity type extending over all transitions at the surface of the predetermined conductivity type to the opposite conductivity type.

Abstract: A pad conditioning method and apparatus for chemical-mechanical polishing. A polishing pad (114) is attached to a platen (112) and used to polish a wafer (116). Rotating arm (118) positions the wafer (116) over the pad (114) and applies pressure. During wafer polishing particles build up on the polishing pad (114) reducing its effectiveness. Either during or in between wafer polishing (or both), conditioning head (122) is applied to pad (114) to remove the particles from pad (114) into the slurry (120). Conditioning head (122) comprises a semiconductor substrate (126) that is patterned and etched to form a plurality of geometries (128) having a feature size on the order of polishing pad (114) cell size.

Abstract: A method of forming a CMOS transistor which comprises providing a partially fabricated CMOS structure having a p-type region wherein NMOS devices will be fabricated and an n-type region wherein PMOS devices will be fabricated, a separate pattern defining each region, a thin gate oxide layer in each window and a thin polysilicon gate layer having a thickness up to 3200 .ANG. over the thin gate oxide layer having a thickness up to 90 .ANG.. A layer of glass having a boron doping species therein, preferably borosilicate glass, is deposited over the polysilicon gate layer disposed over the the n-type region. The portion of the polysilicon gate layer disposed defining the p-type region is then doped n-type, preferably by implanting phosphorus, and the structure is heated to cause boron to diffuse from the layer of glass into the polysilicon gate layer over the n-type region. The layer of glass of glass is removed and fabrication of the CMOS device is then completed in standard manner.

Abstract: One embodiment of the present invention is a method of simultaneously forming high-voltage (12) and low-voltage (10) devices on a single substrate (14), the method comprising: forming a thin oxide layer (18) on the substrate, the thin oxide layer having a desired thickness for a gate oxide for the low-voltage device; selectively forming a gate structure (30) for the high-voltage device, the thin oxide is situated between the gate structure and the substrate; and selectively thickening the thin oxide under the gate structure while keeping the thin oxide layer utilized for the low-voltage device at the desired thickness.

Abstract: A pad conditioning method and apparatus for chemical-mechanical polishing. A polishing pad (114) is attached to a platen (112) and used to polish a wafer (116). Rotating arm (118) positions the wafer (116) over the pad (114) and applies pressure. During wafer polishing particles build up on the polishing pad (114) reducing its effectiveness. Either during or in between wafer polishing (or both), conditioning head (122) is applied to pad (114) to remove the particles from pad (114) into the slurry (120). Conditioning head (122) comprises a semiconductor substrate (126) that is patterned and etched to fore a plurality of geometries (128) having a feature size on the order of polishing pad (114) cell size.

Abstract: A pad conditioning method and apparatus for chemical-mechanical polishing. A polishing pad (114) is attached to a platen (112) and used to polish a wafer (116). Rotating arm (118) positions the wafer (116) over the pad (114) and applies pressure. During wafer polishing particles build up on the polishing pad (114) reducing its effectiveness. Either during or in between wafer polishing (or both), conditioning head (122) is applied to pad (114) to remove the particles from pad (114) into the slurry (120). Conditioning head (122) comprises a semiconductor substrate (126) that is patterned and etched to form a plurality of geometries (128) having a feature size on the order of polishing pad (114) cell size.

Abstract: A compact system and method for chemical-mechanical polishing. A polishing pad (114) is attached to a non-rotating platen (112) and used to polish a wafer (116). Rotating arm (118) positions the wafer (116) over the pad (114) and applies pressure. Energy (e.g. ultrasonic) is coupled from device (122) to the platen (112). Energy is thus applied to the pad/wafer interface to aid in the removal of surface material from wafer (116) and for pad conditioning. New slurry is added to wash the particles off the edges of the pad (114).