Patents by Inventor Andy Perkins
Andy Perkins has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 10685882Abstract: A method of forming a through substrate interconnect includes forming a via into a semiconductor substrate. The via extends into semiconductive material of the substrate. A liquid dielectric is applied to line at least an elevationally outermost portion of sidewalls of the via relative a side of the substrate from which the via was initially formed. The liquid dielectric is solidified within the via. Conductive material is formed within the via over the solidified dielectric and a through substrate interconnect is formed with the conductive material.Type: GrantFiled: May 23, 2017Date of Patent: June 16, 2020Assignee: Micron Technology, Inc.Inventors: Dave Pratt, Andy Perkins
-
Publication number: 20170256452Abstract: A method of forming a through substrate interconnect includes forming a via into a semiconductor substrate. The via extends into semiconductive material of the substrate. A liquid dielectric is applied to line at least an elevationally outermost portion of sidewalls of the via relative a side of the substrate from which the via was initially formed. The liquid dielectric is solidified within the via. Conductive material is formed within the via over the solidified dielectric and a through substrate interconnect is formed with the conductive material.Type: ApplicationFiled: May 23, 2017Publication date: September 7, 2017Applicant: Micron Technology, Inc.Inventors: Dave Pratt, Andy Perkins
-
Patent number: 9685375Abstract: A method of forming a through substrate interconnect includes forming a via into a semiconductor substrate. The via extends into semiconductive material of the substrate. A liquid dielectric is applied to line at least an elevationally outermost portion of sidewalls of the via relative a side of the substrate from which the via was initially formed. The liquid dielectric is solidified within the via. Conductive material is formed within the via over the solidified dielectric and a through substrate interconnect is formed with the conductive material.Type: GrantFiled: December 5, 2014Date of Patent: June 20, 2017Assignee: Micron Technology, Inc.Inventors: Dave Pratt, Andy Perkins
-
Publication number: 20150087147Abstract: A method of forming a through substrate interconnect includes forming a via into a semiconductor substrate. The via extends into semiconductive material of the substrate. A liquid dielectric is applied to line at least an elevationally outermost portion of sidewalls of the via relative a side of the substrate from which the via was initially formed. The liquid dielectric is solidified within the via. Conductive material is formed within the via over the solidified dielectric and a through substrate interconnect is formed with the conductive material.Type: ApplicationFiled: December 5, 2014Publication date: March 26, 2015Inventors: Dave Pratt, Andy Perkins
-
Patent number: 8927410Abstract: A method of forming a through substrate interconnect includes forming a via into a semiconductor substrate. The via extends into semiconductive material of the substrate. A liquid dielectric is applied to line at least an elevationally outermost portion of sidewalls of the via relative a side of the substrate from which the via was initially formed. The liquid dielectric is solidified within the via. Conductive material is formed within the via over the solidified dielectric and a through substrate interconnect is formed with the conductive material.Type: GrantFiled: December 9, 2013Date of Patent: January 6, 2015Assignee: Micron Technology, Inc.Inventors: Dave Pratt, Andy Perkins
-
Publication number: 20140099786Abstract: A method of forming a through substrate interconnect includes forming a via into a semiconductor substrate. The via extends into semiconductive material of the substrate. A liquid dielectric is applied to line at least an elevationally outermost portion of sidewalls of the via relative a side of the substrate from which the via was initially formed. The liquid dielectric is solidified within the via. Conductive material is formed within the via over the solidified dielectric and a through substrate interconnect is formed with the conductive material.Type: ApplicationFiled: December 9, 2013Publication date: April 10, 2014Applicant: Micron Technology, Inc.Inventors: Dave Pratt, Andy Perkins
-
Patent number: 8680634Abstract: Method and apparatus providing a wafer level fabrication of imager modules in which a permanent carrier protects imager devices on an imager wafer and is used to support a lens wafer.Type: GrantFiled: April 29, 2011Date of Patent: March 25, 2014Assignee: Micron Technology, Inc.Inventors: Swarnal Borthakur, Rick Lake, Andy Perkins, Scott Churchwell, Steve Oliver
-
Patent number: 8629060Abstract: A method of forming a through substrate interconnect includes forming a via into a semiconductor substrate. The via extends into semiconductive material of the substrate. A liquid dielectric is applied to line at least an elevationally outermost portion of sidewalls of the via relative a side of the substrate from which the via was initially formed. The liquid dielectric is solidified within the via. Conductive material is formed within the via over the solidified dielectric and a through substrate interconnect is formed with the conductive material.Type: GrantFiled: September 29, 2011Date of Patent: January 14, 2014Assignee: Micron Technology, Inc.Inventors: Dave Pratt, Andy Perkins
-
Publication number: 20120021601Abstract: A method of forming a through substrate interconnect includes forming a via into a semiconductor substrate. The via extends into semiconductive material of the substrate. A liquid dielectric is applied to line at least an elevationally outermost portion of sidewalls of the via relative a side of the substrate from which the via was initially formed. The liquid dielectric is solidified within the via. Conductive material is formed within the via over the solidified dielectric and a through substrate interconnect is formed with the conductive material.Type: ApplicationFiled: September 29, 2011Publication date: January 26, 2012Applicant: MICRON TECHNOLOGY, INC.Inventors: Dave Pratt, Andy Perkins
-
Patent number: 8048708Abstract: Method and apparatus providing a wafer level fabrication of imager modules in which a permanent carrier protects imager devices on an imager wafer and is used to support a lens wafer.Type: GrantFiled: June 25, 2008Date of Patent: November 1, 2011Assignee: Micron Technology, Inc.Inventors: Swarnal Borthakur, Rick Lake, Andy Perkins, Scott Churchwell, Steve Oliver
-
Patent number: 8034702Abstract: A method of forming a through substrate interconnect includes forming a via into a semiconductor substrate. The via extends into semiconductive material of the substrate. A liquid dielectric is applied to line at least an elevationally outermost portion of sidewalls of the via relative a side of the substrate from which the via was initially formed. The liquid dielectric is solidified within the via. Conductive material is formed within the via over the solidified dielectric and a through substrate interconnect is formed with the conductive material.Type: GrantFiled: August 16, 2007Date of Patent: October 11, 2011Assignee: Micron Technology, Inc.Inventors: Dave Pratt, Andy Perkins
-
Publication number: 20110204462Abstract: Method and apparatus providing a wafer level fabrication of imager modules in which a permanent carrier protects imager devices on an imager wafer and is used to support a lens wafer.Type: ApplicationFiled: April 29, 2011Publication date: August 25, 2011Inventors: Swarnal Borthakur, Rick Lake, Andy Perkins, Scott Churchwell, Steve Oliver
-
Patent number: 7989266Abstract: A wafer of integrated circuits may be bonded to a carrier wafer using a layer of bonding material. The thickness of the wafer of integrated circuits may then be reduced using a series of grinding operations. After grinding, backside processing operations may be performed to form scribe channels that separate the die from each other and to form through-wafer vias. The scribe channels may be formed by dry etching and may have rectangular shapes, circular shapes, or other shapes. A pick and place tool may have a heated head. The bonding layer material may be based on a thermoplastic or other material that can be released by application of heat by the heated head of the pick and place tool. The pick and place tool may individually debond each of the integrated circuits from the carrier wafer and may mount the debonded circuits in packages.Type: GrantFiled: June 18, 2009Date of Patent: August 2, 2011Assignee: Aptina Imaging CorporationInventors: Swarnal Borthakur, Andy Perkins, Rick Lake, Marc Sulfridge
-
Publication number: 20100323469Abstract: A wafer of integrated circuits may be bonded to a carrier wafer using a layer of bonding material. The thickness of the wafer of integrated circuits may then be reduced using a series of grinding operations. After grinding, backside processing operations may be performed to form scribe channels that separate the die from each other and to form through-wafer vias. The scribe channels may be formed by dry etching and may have rectangular shapes, circular shapes, or other shapes. A pick and place tool may have a heated head. The bonding layer material may be based on a thermoplastic or other material that can be released by application of heat by the heated head of the pick and place tool. The pick and place tool may individually debond each of the integrated circuits from the carrier wafer and may mount the debonded circuits in packages.Type: ApplicationFiled: June 18, 2009Publication date: December 23, 2010Inventors: Swarnal Borthakur, Andy Perkins, Rick Lake, Marc Sulfridge
-
Publication number: 20090321863Abstract: Method and apparatus providing a wafer level fabrication of imager modules in which a permanent carrier protects imager devices on an imager wafer and is used to support a lens wafer.Type: ApplicationFiled: June 25, 2008Publication date: December 31, 2009Inventors: Swarnal Borthakur, Rick Lake, Andy Perkins, Scott Churchwell, Steve Oliver
-
Publication number: 20090047781Abstract: A method of forming a through substrate interconnect includes forming a via into a semiconductor substrate. The via extends into semiconductive material of the substrate. A liquid dielectric is applied to line at least an elevationally outermost portion of sidewalls of the via relative a side of the substrate from which the via was initially formed. The liquid dielectric is solidified within the via. Conductive material is formed within the via over the solidified dielectric and a through substrate interconnect is formed with the conductive material.Type: ApplicationFiled: August 16, 2007Publication date: February 19, 2009Inventors: Dave Pratt, Andy Perkins