Patents by Inventor Anil K. Kumar
Anil K. Kumar has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 11922220Abstract: Embodiments of systems, apparatuses and methods provide enhanced function as a service (FaaS) to users, e.g., computer developers and cloud service providers (CSPs). A computing system configured to provide such enhanced FaaS service include one or more controls architectural subsystems, software and orchestration subsystems, network and storage subsystems, and security subsystems. The computing system executes functions in response to events triggered by the users in an execution environment provided by the architectural subsystems, which represent an abstraction of execution management and shield the users from the burden of managing the execution. The software and orchestration subsystems allocate computing resources for the function execution by intelligently spinning up and down containers for function code with decreased instantiation latency and increased execution scalability while maintaining secured execution.Type: GrantFiled: April 16, 2019Date of Patent: March 5, 2024Assignee: Intel CorporationInventors: Mohammad R. Haghighat, Kshitij Doshi, Andrew J. Herdrich, Anup Mohan, Ravishankar R. Iyer, Mingqiu Sun, Krishna Bhuyan, Teck Joo Goh, Mohan J. Kumar, Michael Prinke, Michael Lemay, Leeor Peled, Jr-Shian Tsai, David M. Durham, Jeffrey D. Chamberlain, Vadim A. Sukhomlinov, Eric J. Dahlen, Sara Baghsorkhi, Harshad Sane, Areg Melik-Adamyan, Ravi Sahita, Dmitry Yurievich Babokin, Ian M. Steiner, Alexander Bachmutsky, Anil Rao, Mingwei Zhang, Nilesh K. Jain, Amin Firoozshahian, Baiju V. Patel, Wenyong Huang, Yeluri Raghuram
-
Patent number: 10429918Abstract: In one embodiment, a processor comprises: a first domain including a plurality of cores; a second domain including at least one graphics engine; and a power controller including a first logic to receive a first performance request from a driver of the second domain and to determine a maximum operating frequency for the first domain responsive to the first performance request. Other embodiments are described and claimed.Type: GrantFiled: June 7, 2017Date of Patent: October 1, 2019Assignee: Intel CorporationInventor: Anil K. Kumar
-
Patent number: 10198060Abstract: Systems and methods of enabling power management in a micro server include providing multiple cores, a power management module coupled to the cores, and one or more peripherals coupled to the power management module. The power management module may be configured to cause the one or more peripherals to delay operations based on determining that the cores are in a first power consumption state, and place the cores in a second power consumption state for a predetermined time period. The second power consumption state may consume less power than the first power consumption state. The power management module may cause the one or more peripherals to resume their operations based on expiration of the predetermined time period and may place the cores in a third power consumption state based on the expiration of the time period.Type: GrantFiled: June 27, 2016Date of Patent: February 5, 2019Assignee: Intel CorporationInventor: Anil K. Kumar
-
Patent number: 9846475Abstract: Systems and methods of enabling modulation of a frequency of a first core in a multi-core environment include logic to determine a power limit assigned to the first core, logic to determine a stall count of the first core, and logic to modulate the frequency of the first core based at least on the power limit assigned to the first core and the stall count of the first core. The first core is included in a first tile of a socket in the multi-core computer environment.Type: GrantFiled: March 31, 2012Date of Patent: December 19, 2017Assignee: Intel CorporationInventor: Anil K. Kumar
-
Publication number: 20170336847Abstract: In one embodiment, a processor comprises: a first domain including a plurality of cores; a second domain including at least one graphics engine; and a power controller including a first logic to receive a first performance request from a driver of the second domain and to determine a maximum operating frequency for the first domain responsive to the first performance request. Other embodiments are described and claimed.Type: ApplicationFiled: June 7, 2017Publication date: November 23, 2017Inventor: Anil K. Kumar
-
Patent number: 9778720Abstract: An apparatus, system, and method, the method including receiving an indication of a idle state capability of a platform connected device; determining, by a chipset, an idle power state compatible with the device; and directing the device to enter the determined idle power state based on a power state of the chipset.Type: GrantFiled: December 30, 2011Date of Patent: October 3, 2017Assignee: Intel CorporationInventors: Anil K. Kumar, John H. Crawford, Paul S. Diefenbaugh
-
Patent number: 9703358Abstract: In one embodiment, a processor comprises: a first domain including a plurality of cores; a second domain including at least one graphics engine; and a power controller including a first logic to receive a first performance request from a driver of the second domain and to determine a maximum operating frequency for the first domain responsive to the first performance request. Other embodiments are described and claimed.Type: GrantFiled: November 24, 2014Date of Patent: July 11, 2017Assignee: Intel CorporationInventor: Anil K. Kumar
-
Publication number: 20160306411Abstract: Systems and methods of enabling power management in a micro server include providing multiple cores, a power management module coupled to the cores, and one or more peripherals coupled to the power management module. The power management module may be configured to cause the one or more peripherals to delay operations based on determining that the cores are in a first power consumption state, and place the cores in a second power consumption state for a predetermined time period. The second power consumption state may consume less power than the first power consumption state. The power management module may cause the one or more peripherals to resume their operations based on expiration of the predetermined time period and may place the cores in a third power consumption state based on the expiration of the time period.Type: ApplicationFiled: June 27, 2016Publication date: October 20, 2016Inventor: Anil K. Kumar
-
Patent number: 9454210Abstract: Systems and methods of enabling power management in a micro server include providing multiple cores, a power management module coupled to the cores, and one or more peripherals coupled to the power management module. The power management module may be configured to cause the one or more peripherals to delay operations based on determining that the cores are in a first power consumption state, and place the cores in a second power consumption state for a predetermined time period. The second power consumption state may consume less power than the first power consumption state. The power management module may cause the one or more peripherals to resume their operations based on expiration of the predetermined time period and may place the cores in a third power consumption state based on the expiration of the time period.Type: GrantFiled: March 31, 2012Date of Patent: September 27, 2016Assignee: Intel CorporationInventor: Anil K. Kumar
-
Publication number: 20160147274Abstract: In one embodiment, a processor comprises: a first domain including a plurality of cores; a second domain including at least one graphics engine; and a power controller including a first logic to receive a first performance request from a driver of the second domain and to determine a maximum operating frequency for the first domain responsive to the first performance request. Other embodiments are described and claimed.Type: ApplicationFiled: November 24, 2014Publication date: May 26, 2016Inventor: Anil K. Kumar
-
Patent number: 9213390Abstract: Methods and systems may provide for determining a latency constraint associated with a platform and determine an idle window based on the latency constraint. In addition, a plurality of devices on the platform may be instructed to cease one or more activities during the idle window. In one example, the platform is placed in a sleep state during the idle window.Type: GrantFiled: December 28, 2012Date of Patent: December 15, 2015Assignee: Intel CorporationInventors: Eugene Gorbatov, Paul S. Diefenbaugh, John H. Crawford, Anil K. Kumar, Richard J. Greco
-
Publication number: 20150019891Abstract: Systems and methods of enabling modulation of a frequency of a first core in a multi-core environment include logic to determine a power limit assigned to the first core, logic to determine a stall count of the first core, and logic to modulate the frequency of the first core based at least on the power limit assigned to the first core and the stall count of the first core. The first core is included in a first tile of a socket in the multi-core computer environment.Type: ApplicationFiled: March 31, 2012Publication date: January 15, 2015Inventor: Anil K. Kumar
-
Publication number: 20140310550Abstract: An apparatus, system, and method, the method including receiving an indication of a idle state capability of a platform connected device; determining, by a chipset, an idle power state compatible with the device; and directing the device to enter the determined idle power state based on a power state of the chipset.Type: ApplicationFiled: December 30, 2011Publication date: October 16, 2014Applicant: Intel CorporationInventors: Anil K. Kumar, John H. Crawford, Paul S. Diefenbaugh
-
Publication number: 20140237278Abstract: Systems and methods of enabling power management in a micro server include providing multiple cores, a power management module coupled to the cores, and one or more peripherals coupled to the power management module. The power management module may be configured to cause the one or more peripherals to delay operations based on determining that the cores are in a first power consumption state, and place the cores in a second power consumption state for a predetermined time period. The second power consumption state may consume less power than the first power consumption state. The power management module may cause the one or more peripherals to resume their operations based on expiration of the predetermined time period and may place the cores in a third power consumption state based on the expiration of the time period.Type: ApplicationFiled: March 31, 2012Publication date: August 21, 2014Inventor: Anil K. Kumar
-
Publication number: 20140189403Abstract: Methods and systems may provide for determining a latency constraint associated with a platform and determine an idle window based on the latency constraint. In addition, a plurality of devices on the platform may be instructed to cease one or more activities during the idle window. In one example, the platform is placed in a sleep state during the idle window.Type: ApplicationFiled: December 28, 2012Publication date: July 3, 2014Inventors: Eugene Gorbatov, Paul S. Diefenbaugh, John H. Crawford, Anil K. Kumar, Richard J. Greco
-
Patent number: 8537813Abstract: Middleware may accommodate both packet data and circuit data services in the same cellular telephone. A cellular telephone may travel between networks that are packet and circuit data service based. A protocol middleware may determine whether packet data services are available, and, if so, may determine the mobility management state of the system. Depending on the mobility management state of the system, inappropriate applications may be closed or suspended.Type: GrantFiled: February 21, 2011Date of Patent: September 17, 2013Assignee: Intel CorporationInventor: Anil K. Kumar
-
Publication number: 20110141958Abstract: Middleware may accommodate both packet data and circuit data services in the same cellular telephone. A cellular telephone may travel between networks that are packet and circuit data service based. A protocol middleware may determine whether packet data services are available, and, if so, may determine the mobility management state of the system. Depending on the mobility management state of the system, inappropriate applications may be closed or suspended.Type: ApplicationFiled: February 21, 2011Publication date: June 16, 2011Inventor: Anil K. Kumar
-
Patent number: 7920554Abstract: Middleware may accommodate both packet data and circuit data services in the same cellular telephone. A cellular telephone may travel between networks that are packet and circuit data service based. A protocol middleware may determine whether packet data services are available, and, if so, may determine the mobility management state of the system. Depending on the mobility management state of the system, inappropriate applications may be closed or suspended.Type: GrantFiled: July 30, 2001Date of Patent: April 5, 2011Assignee: Intel CorporationInventor: Anil K. Kumar
-
Patent number: 7606353Abstract: In one embodiment, a method is provided. The method of this embodiment may include, in response, at least in part, to receipt at a first node of a request issued from a second node to change from one mode of operation to another mode of operation, selecting an amplitude of a signal to be propagated between the first node and the second node during the another mode of operation. The amplitude of the signal may be different from another amplitude of the signal during the one mode of operation. The method of this embodiment also may include, in response, at least in part, to the receipt of the request, selecting a frequency of a clock signal to be supplied in the first node during the another mode of operation. The frequency may be different from another frequency of the clock signal during the one mode of operation.Type: GrantFiled: September 22, 2003Date of Patent: October 20, 2009Assignee: Intel CorporationInventor: Anil K. Kumar
-
Patent number: 7319757Abstract: A communication network provides over-the-air (OTA) applications and application services to wireless devices in a way that provides authentication and helps insure confidentiality and/or information integrity. An authentication center authenticates a wireless device by comparing a signed response from the device with a predicted signed response. The signed responses may be generated from a random number, the device's identification number and user key. When the wireless device is authenticated, the OTA application may be sent to the wireless device in protocol data units (PDUs). Prior to sending the PDUs, a random number may be added to one of the PDUs. When receiving the PDUs, the device may extract the random number and calculate a cipher key using the number and a user key. The OTA application may be accepted when the calculated cipher key matches a prior generated cipher key.Type: GrantFiled: January 2, 2003Date of Patent: January 15, 2008Assignee: Intel CorporationInventor: Anil K. Kumar