Patents by Inventor Anil Krishna
Anil Krishna has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 9701814Abstract: The present disclosure relates to a tablet comprising at least one property modifying agent adapted to modify at least one property of a melt processable polymer and at least one processing aid having softening temperature lower than or equal to the melt processing temperature of the melt processable polymer.Type: GrantFiled: December 31, 2013Date of Patent: July 11, 2017Assignee: Reliance Industries LimitedInventors: Prasad Suresh Upasani, Anil Krishna Kelkar, Veedu Sreekumar Thaliyil, Uday Shankar Agarwal
-
Publication number: 20170192484Abstract: The disclosure generally relates to dynamic clock and voltage scaling (DCVS) based on program phase. For example, during each program phase, a first hardware counter may count each cycle where a dispatch stall occurs and an oldest instruction in a load queue is a last-level cache miss, a second hardware counter may count total cycles, and a third hardware counter may count committed instructions. Accordingly, a software/firmware mechanism may read the various hardware counters once the committed instruction counter reaches a threshold value and divide a value of the first hardware counter by a value of the second hardware counter to measure a stall fraction during a current program execution phase. The measured stall fraction can then be used to predict a stall fraction in a next program execution phase such that optimal voltage and frequency settings can be applied in the next phase based on the predicted stall fraction.Type: ApplicationFiled: January 4, 2016Publication date: July 6, 2017Inventors: Shivam Priyadarshi, Anil Krishna, Raguram Damodaran, Jeffrey Todd Bridges, Ryan Wells, Norman Gargash, Rodney Wayne Smith
-
Patent number: 9645931Abstract: Filtering snoop traffic in a multiprocessor computing system, each processor in the multiprocessor computing system coupled to a high level cache and a low level cache, the including: receiving a snoop message that identifies an address in shared memory targeted by a write operation; identifying a set in the high level cache that maps to the address in shared memory; determining whether the high level cache includes an entry associated with the address in shared memory; responsive to determining that the high level cache does not include an entry corresponding to the address in shared memory: determining whether the set in the high level cache has been bypassed by an entry in the low level cache; and responsive to determining that the set in the high level cache has not been bypassed by an entry in the low level cache, discarding the snoop message.Type: GrantFiled: March 18, 2016Date of Patent: May 9, 2017Assignee: International Business Machines CorporationInventors: Jason A. Cox, M V V Anil Krishna, Eric F. Robinson, Brian M. Rogers
-
Publication number: 20170090508Abstract: The clock frequency of a processor is reduced in response to a dispatch stall due to a cache miss. In an embodiment, the processor clock frequency is reduced for a load instruction that causes a last level cache miss, provided that the load instruction is the oldest load instruction and the number of consecutive processor cycles in which there is a dispatch stall exceeds a threshold, and provided that the total number of processor cycles since the last level cache miss does not exceed some specified number.Type: ApplicationFiled: September 25, 2015Publication date: March 30, 2017Inventors: Shivam PRIYADARSHI, Anil KRISHNA, Raguram DAMODARAN, Jeffrey Todd BRIDGES, Thomas Philip SPEIER, Rodney Wayne SMITH, Keith Alan BOWMAN, David Joseph Winston HANSQUINE
-
Publication number: 20170090930Abstract: Reconfiguring execution pipelines of out-of-order (OOO) computer processors based on phase training and prediction is disclosed. In one aspect, a pipeline reconfiguration circuit is communicatively coupled to an execution pipeline providing multiple selectable pipeline configurations. The pipeline reconfiguration circuit generates a phase identifier (ID) for a phase based on a preceding phase. The phase ID is used as an index into an entry of a pipeline configuration prediction (PCP) table to determine whether training for the phase is ongoing. If so, the pipeline reconfiguration circuit performs multiple training cycles, each employing a pipeline configuration from the selectable pipeline configurations for the execution pipeline, to determine a preferred pipeline configuration for the phase. If training for the phase is complete, the pipeline reconfiguration circuit reconfigures the execution pipeline into the preferred pipeline configuration indicated by the entry before the phase is executed.Type: ApplicationFiled: September 24, 2015Publication date: March 30, 2017Inventors: Shivam Priyadarshi, Anil Krishna, Raguram Damodaran
-
Publication number: 20170060750Abstract: Method and apparatus for cache way prediction using a plurality of partial tags are provided. In a cache-block address comprising a plurality of sets and a plurality of ways or lines, one of the sets is selected for indexing, and a plurality of distinct partial tags are identified for the selected set. A determination is made as to whether a partial tag for a new line collides with any of the partial tags for current resident lines in the selected set. If the partial tag for the new line does not collide with any of the partial tags for the current resident lines, then there is no aliasing. If the partial tag for the new line collides with any of the partial tags for the current resident lines, then aliasing may be avoided by reading the full tag array and updating the partial tags.Type: ApplicationFiled: September 2, 2015Publication date: March 2, 2017Inventors: Anil KRISHNA, Gregory Michael WRIGHT, Derek Robert HOWER
-
Publication number: 20170060593Abstract: Systems and methods relate to a hierarchical register file system including a level 1 physical register file (L1 PRF) and a backing physical register file (PRF). A subset of productions of instructions executed in an instruction pipeline of a processor which have a high likelihood of use for one or more future instructions are identified. The subset of productions are stored in the L1 PRF, while all productions are stored in the backing PRF.Type: ApplicationFiled: September 2, 2015Publication date: March 2, 2017Inventors: Anil KRISHNA, Rodney Wayne SMITH, Sandeep Suresh NAVADA, Shivam PRIYADARSHI, Niket Kumar CHOUDHARY, Raguram DAMODARAN
-
Publication number: 20170046154Abstract: Storing narrow produced values for instruction operands directly in a register map in an out-of-order processor (OoP) is provided. An OoP is provided that includes an instruction processing system. The instruction processing system includes a number of instruction processing stages configured to pipeline the processing and execution of instructions according to a dataflow execution. The instruction processing system also includes a register map table (RMT) configured to store address pointers mapping logical registers to physical registers in a physical register file (PRF) for storing produced data for use by consumer instructions without overwriting logical registers for later executed, out-of-order instructions. In certain aspects, the instruction processing system is configured to write back (i.e., store) narrow values produced by executed instructions directly into the RMT, as opposed to writing the narrow produced values into the PRF in a write back stage.Type: ApplicationFiled: September 21, 2015Publication date: February 16, 2017Inventors: Anil Krishna, Rodney Wayne Smith, Sandeep Suresh Navada, Shivam Priyadarshi, Raguram Damodaran
-
Patent number: 9471325Abstract: A method and apparatus for allowing an out-of-order processor to reuse an in-use physical register is disclosed herein. The method and apparatus uses identifiers, such as tokens and/or other identifiers in a rename map table (RMT) and a physical register file (PRF), to indicate whether an instruction result is allowed or disallowed to be written into a physical register.Type: GrantFiled: November 27, 2013Date of Patent: October 18, 2016Assignee: QUALCOMM IncorporatedInventors: Anil Krishna, Sandeep Suresh Navada, Niket Kumar Choudhary, Michael Scott McIlvaine, Thomas Andrew Sartorius, Rodney Wayne Smith, Kenneth Alan Dockser
-
Patent number: 9424159Abstract: Performance measurement of hardware accelerators, where one or more computer processors are operably coupled to at least one hardware accelerator, and a computer memory is operatively coupled to the one or more computer processors, including operating by the one or more processors the accelerator at saturation, submitting data processing tasks by the processors to the accelerator at a rate that saturates the data processing resources of the accelerator, causing the accelerator to decline at least some of the submitted tasks; and while the accelerator is operating at saturation, measuring by the processors accelerator performance according to a period of time during which the accelerator accepts a plurality of submitted tasks.Type: GrantFiled: October 10, 2013Date of Patent: August 23, 2016Assignee: International Business Machines CorporationInventors: Manoj Dusanapudi, Sairam Kamaraju, Anil Krishna
-
Publication number: 20160203079Abstract: Filtering snoop traffic in a multiprocessor computing system, each processor in the multiprocessor computing system coupled to a high level cache and a low level cache, the including: receiving a snoop message that identifies an address in shared memory targeted by a write operation; identifying a set in the high level cache that maps to the address in shared memory; determining whether the high level cache includes an entry associated with the address in shared memory; responsive to determining that the high level cache does not include an entry corresponding to the address in shared memory: determining whether the set in the high level cache has been bypassed by an entry in the low level cache; and responsive to determining that the set in the high level cache has not been bypassed by an entry in the low level cache, discarding the snoop message.Type: ApplicationFiled: March 18, 2016Publication date: July 14, 2016Inventors: JASON A. COX, M V V ANIL KRISHNA, ERIC F. ROBINSON, BRIAN M. ROGERS
-
Patent number: 9323675Abstract: Filtering snoop traffic in a multiprocessor computing system, each processor in the multiprocessor computing system coupled to a high level cache and a low level cache, the including: receiving a snoop message that identifies an address in shared memory targeted by a write operation; identifying a set in the high level cache that maps to the address in shared memory; determining whether the high level cache includes an entry associated with the address in shared memory; responsive to determining that the high level cache does not include an entry corresponding to the address in shared memory: determining whether the set in the high level cache has been bypassed by an entry in the low level cache; and responsive to determining that the set in the high level cache has not been bypassed by an entry in the low level cache, discarding the snoop message.Type: GrantFiled: February 20, 2013Date of Patent: April 26, 2016Assignee: International Business Machines CorporationInventors: Jason A. Cox, M V V Anil Krishna, Eric F. Robinson, Brian M. Rogers
-
Patent number: 9262170Abstract: Reclaiming checkpoints in a system in an order that differs from the order when the checkpoints are created. Reclaiming the checkpoints includes: creating one or more checkpoints, each of which having an initial state using system resources and holding the checkpoints state; identifying the completion of all the instructions associated with the checkpoint; reassigning all the instructions associated with the identified checkpoint to an immediately preceding checkpoint; and freeing the resources associated with the identified checkpoint. The checkpoint is created when the instruction that is checked is a conditional branch having a direction that cannot be predicted with a predetermined confidence level.Type: GrantFiled: July 26, 2012Date of Patent: February 16, 2016Assignee: International Business Machines CorporationInventors: Anil Krishna, Ganesh Balakrishnan, Gordon B. Bell
-
Publication number: 20150353705Abstract: The present disclosure relates to a polyester glycolate obtained by glycolyzing a mass of the polyester with excess of ethylene glycol in the presence of an acid catalyst. The present disclosure also relates to a process for manufacturing recycled polyester from the polyester glycolate.Type: ApplicationFiled: December 31, 2013Publication date: December 10, 2015Applicant: Reliance Industries LimitedInventors: Gurudatt Krishnamurthy, Anil Krishna Kelkar, Anil Kumar Satapathy, Anjan Kumar Mukhopadhyay, Karunanithi Thandayuthapani, Pushap Sudan, Santosh Chandrakant Geedh, Venkatachalam Subbiah
-
Publication number: 20150353709Abstract: The present disclosure relates to a tablet comprising at least one property modifying agent adapted to modify at least one property of a melt processable polymer and at least one processing aid having softening temperature lower than or equal to the melt processing temperature of the melt processable polymer.Type: ApplicationFiled: December 31, 2013Publication date: December 10, 2015Applicant: RELIANCE INDUSTRIES LIMITEDInventors: Prasad Suresh UPASANI, Anil Krishna KELKAR, Veedu Sreekumar THALIYIL, Uday Shankar AGARWAL
-
Publication number: 20150268959Abstract: Identifying two instructions without intervening potential pipeline flushers that write to the same architected destination register in order to free the physical register corresponding to the older of the two instructions.Type: ApplicationFiled: March 21, 2014Publication date: September 24, 2015Applicant: QUALCOMM IncorporatedInventors: Anil KRISHNA, Weidan WU, Sandeep Suresh NAVADA, Niket Kumar CHOUDHARY, Rodney Wayne SMITH
-
Patent number: 9081504Abstract: Embodiments of the present invention provide a flash memory device write-access management amongst different virtual machines (VMs) in a virtualized computing environment. In one embodiment, a virtualized computing data processing system can include a host computer with at least one processor and memory and different VMs executing in the host computer. The system also can include a flash memory device coupled to the host computer and accessible by the VMs. Finally, a flash memory controller can manage access to the flash memory device. The controller can include program code enabled to compute a contemporaneous bandwidth of requests for write operations for the flash memory device, to allocate a corresponding number of tokens to the VMs, to accept write requests to the flash memory device from the VMs only when accompanied by a token and to repeat the computing, allocating and accepting after a lapse of a pre-determined time period.Type: GrantFiled: December 29, 2011Date of Patent: July 14, 2015Assignee: Lenovo Enterprise Solutions (Singapore) Pte. Ltd.Inventors: Ganesh Balakrishnan, Anil Krishna
-
Patent number: 9043556Abstract: A method, a system and a computer program product for enhancing a cache back invalidation policy by utilizing least recently used (LRU) bits and presence bits in selecting cache-lines for eviction. A cache back invalidation (CBI) utility evicts cache-lines by using presence bits to avoid replacing a cache-line in a lower level cache that is also present in a higher level cache. Furthermore, the CBI utility selects the cache-line for eviction from an LRU group. The CBI utility ensures that dormant cache-lines in the higher level caches do not retain corresponding presence bits set in the lower level caches by unsetting the presence bits in the lower level cache when a line is replaced in the higher level cache. Additionally, when a processor core becomes idle, the CBI utility invalidates the corresponding higher level cache by unsetting the corresponding presence bits in the lower level cache.Type: GrantFiled: December 21, 2012Date of Patent: May 26, 2015Assignee: International Business Machines CorporationInventors: Ganesh Balakrishnan, Anil Krishna
-
Publication number: 20150106816Abstract: Performance measurement of hardware accelerators, where one or more computer processors are operably coupled to at least one hardware accelerator, and a computer memory is operatively coupled to the one or more computer processors, including operating by the one or more processors the accelerator at saturation, submitting data processing tasks by the processors to the accelerator at a rate that saturates the data processing resources of the accelerator, causing the accelerator to decline at least some of the submitted tasks; and while the accelerator is operating at saturation, measuring by the processors accelerator performance according to a period of time during which the accelerator accepts a plurality of submitted tasks.Type: ApplicationFiled: October 10, 2013Publication date: April 16, 2015Applicant: International Business Machines CorporationInventors: MANOJ DUSANAPUDI, SAIRAM KAMARAJU, ANIL KRISHNA
-
Publication number: 20150019843Abstract: A method and apparatus for allowing an out-of-order processor to reuse an in-use physical register is disclosed herein. The method and apparatus uses identifiers, such as tokens and/or other identifiers in a rename map table (RMT) and a physical register file (PRF), to indicate whether an instruction result is allowed or disallowed to be written into a physical register.Type: ApplicationFiled: November 27, 2013Publication date: January 15, 2015Applicant: QUALCOMM IncorporatedInventors: Anil KRISHNA, Sandeep S. NAVADA, Niket K. CHOUDHARY, Michael Scott MCILVAINE, Thomas Andrew SARTORIUS, Rodney Wayne SMITH, Kenneth Alan DOCKSER