Patents by Inventor Anil Pothireddy
Anil Pothireddy has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 11579890Abstract: An integrated circuit (IC) may include a set of instruction list engines (ILEs) that execute in parallel, where each ILE stores a subset of a set of instructions for processing a header of a frame, and where each ILE generates an ILE result based on executing the subset of the set of instructions. The IC may include a circuit to determine a result of parsing the header of the frame based on merging ILE results generated by the set of ILEs.Type: GrantFiled: January 28, 2021Date of Patent: February 14, 2023Assignee: Synopsys, Inc.Inventors: Mehulkumar Kantibhai Gor, Lokesh Kabra, Anil Pothireddy
-
Patent number: 9667564Abstract: A method and system are provided for implementing a hierarchical high radix switch with a time-sliced crossbar. The hierarchical high radix switch includes a plurality of inputs and a plurality of outputs. Each input belongs to one input group; each input group sends consolidated requests to each output, by ORing the requests from the local input ports in that input group. Each output port belongs to one output group; each output port grants one of the requesting input groups using a rotating priority defined by a next-to-serve pointer. Each output group consolidates the output port grants and allows one grant to pass back to an input group. Each input port in an input group evaluates all incoming grants in an oldest packet first manner to form an accept. Each input group consolidates the input port accepts and selects one accept to send to the output port.Type: GrantFiled: August 28, 2013Date of Patent: May 30, 2017Assignee: International Business Machines CorporationInventors: Nikolaos Chrysos, Girish G. Kurup, Cyriel J. Minkenberg, Anil Pothireddy, Mark L. Rudquist, Vibhor K. Srivastava, Brian T. Vanderpool
-
Patent number: 9479455Abstract: A method for scheduling a crossbar using distributed request-grant-accept arbitration between input group arbiters and output group arbiters in a switch unit is provided. The switch unit may be a hierarchical high radix switch with a timesliced crossbar that is configured to transfer packets between a plurality of input ports and a plurality of output ports, organized into groups, using wide words. The timesliced crossbar transfers data for a given packet once per supercycle, in a designated timeslice of that supercycle. Multiple buffered packets from one input port to multiple output ports are transferred by utilizing different timeslices of the supercycle.Type: GrantFiled: April 25, 2014Date of Patent: October 25, 2016Assignee: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Nikolaos Chrysos, Girish Gopala Kurup, Cyriel J. Minkenberg, Anil Pothireddy, Vibhor K. Srivastava, Brian T. Vanderpool
-
Patent number: 9467396Abstract: A method for scheduling a crossbar using distributed request-grant-accept arbitration between input group arbiters and output group arbiters in a switch unit is provided. The switch unit may be a hierarchical high radix switch with a timesliced crossbar that is configured to transfer packets between a plurality of input ports and a plurality of output ports, organized into groups, using wide words. The timesliced crossbar transfers data for a given packet once per supercycle, in a designated timeslice of that supercycle. Multiple buffered packets from one input port to multiple output ports are transferred by utilizing different timeslices of the supercycle.Type: GrantFiled: April 11, 2014Date of Patent: October 11, 2016Assignee: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Nikolaos Chrysos, Girish Gopala Kurup, Cyriel J. Minkenberg, Anil Pothireddy, Vibhor K. Srivastava, Brian T. Vanderpool
-
Patent number: 9207999Abstract: Programmable data recorders are provided in a network semiconductor chip to monitor and record all or portions of data from various interfaces, including the input and output interfaces of network links interfacing the chip. A data recorder is provided for each network link. The data recorders store captured data in storage arrays. Data may be compressed and associated with time stamps to conserve space in the storage arrays. A data recorder manager in the chip may start and stop the data recorders at approximately the same time. The programmable mode of the data recorders determines which interfaces are monitored, the portion of data captured, and the format of the data in the storage arrays.Type: GrantFiled: October 16, 2013Date of Patent: December 8, 2015Assignee: International Business Machines CorporationInventors: Scott D. Clark, Ashish A. More, Anil Pothireddy, Sudheendra K. Srivathsa, Brian T. Vanderpool
-
Publication number: 20150295858Abstract: A method for scheduling a crossbar using distributed request-grant-accept arbitration between input group arbiters and output group arbiters in a switch unit is provided. The switch unit may be a hierarchical high radix switch with a timesliced crossbar that is configured to transfer packets between a plurality of input ports and a plurality of output ports, organized into groups, using wide words. The timesliced crossbar transfers data for a given packet once per supercycle, in a designated timeslice of that supercycle. Multiple buffered packets from one input port to multiple output ports are transferred by utilizing different timeslices of the supercycle.Type: ApplicationFiled: April 11, 2014Publication date: October 15, 2015Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Nikolaos CHRYSOS, Girish GOPALA KURUP, Cyriel J. MINKENBERG, Anil POTHIREDDY, Vibhor K. SRIVASTAVA, Brian T. VANDERPOOL
-
Publication number: 20150295857Abstract: A method for scheduling a crossbar using distributed request-grant-accept arbitration between input group arbiters and output group arbiters in a switch unit is provided. The switch unit may be a hierarchical high radix switch with a timesliced crossbar that is configured to transfer packets between a plurality of input ports and a plurality of output ports, organized into groups, using wide words. The timesliced crossbar transfers data for a given packet once per supercycle, in a designated timeslice of that supercycle. Multiple buffered packets from one input port to multiple output ports are transferred by utilizing different timeslices of the supercycle.Type: ApplicationFiled: April 25, 2014Publication date: October 15, 2015Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Nikolaos CHRYSOS, Girish GOPALA KURUP, Cyriel J. MINKENBERG, Anil POTHIREDDY, Vibhor K. SRIVASTAVA, Brian T. VANDERPOOL
-
Patent number: 9110742Abstract: Programmable data recorders are provided in a network semiconductor chip to monitor and record all or portions of data from various interfaces, including the input and output interfaces of network links interfacing the chip. A data recorder is provided for each network link. The data recorders store captured data in storage arrays. Data may be compressed and associated with time stamps to conserve space in the storage arrays. A data recorder manager in the chip may start and stop the data recorders at approximately the same time. The programmable mode of the data recorders determines which interfaces are monitored, the portion of data captured, and the format of the data in the storage arrays.Type: GrantFiled: June 4, 2013Date of Patent: August 18, 2015Assignee: International Business Machines CorporationInventors: Scott D. Clark, Ashish A. More, Anil Pothireddy, Sudheendra K. Srivathsa, Brian T. Vanderpool
-
Patent number: 8984206Abstract: Techniques are disclosed to implement a scheduling scheme for a crossbar scheduler that provides distributed request-grant-accept arbitration between input group arbiters and output group arbiters in a distributed switch. Input and output ports are grouped and assigned a respective arbiter. The input group arbiters communicate requests indicating a count of respective ports having data packets to be transmitted via one of the output ports. The output group arbiter attempts to accommodate the requests for each member of an input group before proceeding to a next input group.Type: GrantFiled: October 31, 2012Date of Patent: March 17, 2015Assignee: International Business Machines CorporationInventors: Nikolaos Chrysos, Girish Gopala Kurup, Cyriel J. Minkenberg, Anil Pothireddy, Vibhor K. Srivastava, Brian T. Vanderpool
-
Publication number: 20150063348Abstract: A method and system are provided for implementing a hierarchical high radix switch with a time-sliced crossbar. The hierarchical high radix switch includes a plurality of inputs and a plurality of outputs. Each input belongs to one input group; each input group sends consolidated requests to each output, by ORing the requests from the local input ports in that input group. Each output port belongs to one output group; each output port grants one of the requesting input groups using a rotating priority defined by a next-to-serve pointer. Each output group consolidates the output port grants and allows one grant to pass back to an input group. Each input port in an input group evaluates all incoming grants in an oldest packet first manner to form an accept. Each input group consolidates the input port accepts and selects one accept to send to the output port.Type: ApplicationFiled: August 28, 2013Publication date: March 5, 2015Applicant: International Business Machines CorporationInventors: Nikolaos Chrysos, Girish G. Kurup, Cyriel J. Minkenberg, Anil Pothireddy, Mark L. Rudquist, Vibhor K. Srivastava, Brian T. Vanderpool
-
Publication number: 20140359639Abstract: Programmable data recorders are provided in a network semiconductor chip to monitor and record all or portions of data from various interfaces, including the input and output interfaces of network links interfacing the chip. A data recorder is provided for each network link. The data recorders store captured data in storage arrays. Data may be compressed and associated with time stamps to conserve space in the storage arrays. A data recorder manager in the chip may start and stop the data recorders at approximately the same time. The programmable mode of the data recorders determines which interfaces are monitored, the portion of data captured, and the format of the data in the storage arrays.Type: ApplicationFiled: June 4, 2013Publication date: December 4, 2014Inventors: Scott D. Clark, Ashish A. More, Anil Pothireddy, Sudheendra K. Srivathsa, Brian T. Vanderpool
-
Publication number: 20140359641Abstract: Programmable data recorders are provided in a network semiconductor chip to monitor and record all or portions of data from various interfaces, including the input and output interfaces of network links interfacing the chip. A data recorder is provided for each network link. The data recorders store captured data in storage arrays. Data may be compressed and associated with time stamps to conserve space in the storage arrays. A data recorder manager in the chip may start and stop the data recorders at approximately the same time. The programmable mode of the data recorders determines which interfaces are monitored, the portion of data captured, and the format of the data in the storage arrays.Type: ApplicationFiled: October 16, 2013Publication date: December 4, 2014Applicant: International Business Machines CorporationInventors: Scott D. Clark, Ashish A. More, Anil Pothireddy, Sudheendra K. Srivathsa, Brian T. Vanderpool
-
Patent number: 8902750Abstract: Translating between an Ethernet protocol used by a first network component and a Converged Enhanced Ethernet (CEE) protocol used by a second network component, the first and second components coupled through a CEE Converter that translates by: for data flow from the first network component to the second network component: receiving, by the CEE converter, traffic flow definition parameters for a single CEE protocol data flow; calculating, by a credit manager, available buffer space in an outbound frame buffer of the CEE converter for the data flow; communicating, by the credit manager to a CEE credit driver of the first component, the calculated size of the buffer space together with a start sequence number and a flow identifier; and responding, by the CEE credit driver to the CEE converter, with Ethernet frames comprising a private header that includes the flow identifier and a sequence number.Type: GrantFiled: June 1, 2011Date of Patent: December 2, 2014Assignee: International Business Machines CorporationInventors: Claude Basso, Anil Pothireddy, Christoph Raisch, Saravanan Sethuraman, Vibhor K. Srivastava, Jan-Bernd Themann, Fabrice J. Verplanken
-
Patent number: 8902899Abstract: A method includes receiving a first packet at an input of a switching device and determining whether to insert first data associated with the first packet into a normal buffer of the input. The determination of whether to insert first data associated with the first packet into the normal buffer includes determining whether the first output identifier matches a second output identifier corresponding to second data in the normal buffer that is associated with a second packet. The first data is inserted into the normal buffer when the first output identifier matches the second output identifier.Type: GrantFiled: February 8, 2013Date of Patent: December 2, 2014Assignee: International Business Machines CorporationInventors: Nikolaos Chrysos, Anil Pothireddy, Brian T. Vanderpool
-
Publication number: 20140226675Abstract: A method includes receiving a first packet at an input of a switching device and determining whether to insert first data associated with the first packet into a normal buffer of the input. The determination of whether to insert first data associated with the first packet into the normal buffer includes determining whether the first output identifier matches a second output identifier corresponding to second data in the normal buffer that is associated with a second packet. The first data is inserted into the normal buffer when the first output identifier matches the second output identifier.Type: ApplicationFiled: February 8, 2013Publication date: August 14, 2014Applicant: International Business Machines CorporationInventors: Nikolaos Chrysos, Anil Pothireddy, Brian T. Vanderpool
-
Publication number: 20140122771Abstract: Techniques are disclosed to implement a scheduling scheme for a crossbar scheduler that provides distributed request-grant-accept arbitration between input group arbiters and output group arbiters in a distributed switch. Input and output ports are grouped and assigned a respective arbiter. The input group arbiters communicate requests indicating a count of respective ports having data packets to be transmitted via one of the output ports. The output group arbiter attempts to accommodate the requests for each member of an input group before proceeding to a next input group.Type: ApplicationFiled: October 31, 2012Publication date: May 1, 2014Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Nikolaos Chrysos, Girish Gopala Kurup, Cyriel J. Minkenberg, Anil Pothireddy, Vibhor K. Srivastava, Brian T. Vanderpool
-
Patent number: 8589776Abstract: Translating between a first communication protocol used by a first network component and a second communication protocol used by a second network, where translating includes: receiving, by a network engine adapter operating independently from the first and second network components, data packets from the first and second network components; and performing, by the network engine, a combined communication protocol based on the first communication protocol and the second communication protocol, including manipulating data packets of at least one of the first communication protocol or the second communication protocol, thereby offloading performance requirements for the combined communication protocol from the first and second network components.Type: GrantFiled: June 1, 2011Date of Patent: November 19, 2013Assignee: International Business Machines CorporationInventors: Jean L. Calvignac, Daniel G. Eisenhauer, Ashish A. More, Anil Pothireddy, Christoph Raisch, Saravanan Sethuraman, Vibhor K. Srivastava, Jan-Bernd Themann
-
Patent number: 8316187Abstract: Disclosed is a cache memory, design structure, and corresponding method for improving cache performance comprising one or more cache lines of equal size, each cache line adapted to store a cache block of data from a main memory in response to an access request from a processor; and a predict buffer, of size equal to the size of the cache lines, configured to store a next block of data from said main memory in response to a predict-fetch signal generated using at least one previous access request.Type: GrantFiled: July 8, 2008Date of Patent: November 20, 2012Assignee: International Business Machines CorporationInventor: Anil Pothireddy
-
Patent number: 8161366Abstract: A method and system for using a magnitude comparator circuit and a flag bit, for detecting and preventing errors from occurring in the FSM state bits that could otherwise cause the system to hang. Preferably, the flag bit is set with all the valid state transitions, and a magnitude comparator is used to continuously monitor the value of the current state bits. When a FSM state transition occurs based on the flag bit and the output of the magnitude comparator, a potential error condition can be detected and the FSM transition can be blocked or the FSM can be safely transitioned into a predetermined “reset state”.Type: GrantFiled: December 3, 2007Date of Patent: April 17, 2012Assignee: International Business Machines CorporationInventors: Anil Pothireddy, Neranjen Ramalingam
-
Patent number: 8132036Abstract: A method and an interfacing circuit are disclosed for transmitting data between a first clock domain operating at a first clock frequency C1 and a second clock domain operating at a second clock frequency C2. In accordance with this invention, data are transmitted from the first domain, through the interfacing circuitry, and to the second domain. Also, the interfacing circuitry includes a synchronization section that operates at a third frequency C3, which, in one embodiment, is greater than and a whole number multiple of C2. Preferably, C3 is an even whole number multiple of C2. In the preferred embodiment, a clock signal A is used to operate the second clock domain at frequency C2, and a clock signal B is used to operate the synchronization section of the interfacing circuitry at frequency C3, and clock signals A and B are source synchronized.Type: GrantFiled: April 25, 2008Date of Patent: March 6, 2012Assignee: International Business Machines CorporationInventors: Anil Pothireddy, Kirtish Karlekar, David Grant Wheeler