Patents by Inventor Ankit Pal
Ankit Pal has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 9298554Abstract: A fail-safe booting system suitable for a system-on-chip (SOC) automatically detects and rectifies failures in power-on reset (POR) configuration or boot loader fetch operations. If a failure due to a boot loader fetch occurs, a POR configuration and boot loader are fetched from a different non-volatile memory. The reloading takes place from further different non-volatile memory sources if the boot loader fetch fails again. The automated system operates in accordance with a state machine, and does not involve any manual, on-board switch selection or manual re-programming.Type: GrantFiled: April 24, 2014Date of Patent: March 29, 2016Assignee: FREESCALE SEMICONDUCTOR, INC.Inventors: Priti Sahu, Poonam Aggrwal, Prabhakar Kushwaha, Ankit Pal
-
Publication number: 20150309803Abstract: A fail-safe booting system suitable for a system-on-chip (SOC) automatically detects and rectifies failures in power-on reset (POR) configuration or boot loader fetch operations. If a failure due to a boot loader fetch occurs, a POR configuration and boot loader are fetched from a different non-volatile memory. The reloading takes place from further different non-volatile memory sources if the boot loader fetch fails again. The automated system operates in accordance with a state machine, and does not involve any manual, on-board switch selection or manual re-programming.Type: ApplicationFiled: April 24, 2014Publication date: October 29, 2015Applicant: Freescale Semiconductor, Inc.Inventors: Priti Sahu, Poonam Aggrwal, Prabhakar Kushwaha, Ankit Pal
-
Patent number: 9158921Abstract: A processing system has a stored, encrypted data structure that is decrypted to provide verification data values. System data values are retrieved from locations distributed about a memory storing system data. The verification data values are compared with corresponding system data values to determine if a predetermined threshold of verification data values matches the system data values. The system resumes operation if the predetermined threshold is met.Type: GrantFiled: May 12, 2014Date of Patent: October 13, 2015Assignee: FREESCALE SEMICONDUCTOR, INC.Inventors: Ruchika Gupta, Aneesh Bansal, Kalyana E. S. Chakravarthy, Ankit Pal
-
Publication number: 20150288366Abstract: An integrated circuit (IC) includes multiple circuit modules that have specific clocking requirements, multiple clock sources (e.g., PLLs, duty cycle re-shaper, etc.), and at least one clock input port. The clock sources have specific clock source specifications, and the circuit modules have specific clocking requirements. The clock sources are selected based on an identification of the most common clocking requirements, and then placed at routing distances measured from the input port that are less than corresponding predetermined maximum routing distances such that the clocking requirements of the circuit modules are met. The IC thus generates clock signals internally, rather than externally.Type: ApplicationFiled: April 8, 2014Publication date: October 8, 2015Applicant: Freescale Semiconductor, Inc.Inventors: Amit Aggarwal, Himanshu Goel, Ashish Malhotra, Ankit Pal
-
Patent number: 9148155Abstract: An integrated circuit (IC) includes multiple circuit modules that have specific clocking requirements, multiple clock sources (e.g., PLLs, duty cycle re-shaper, etc.), and at least one clock input port. The clock sources have specific clock source specifications, and the circuit modules have specific clocking requirements. The clock sources are selected based on an identification of the most common clocking requirements, and then placed at routing distances measured from the input port that are less than corresponding predetermined maximum routing distances such that the clocking requirements of the circuit modules are met. The IC thus generates clock signals internally, rather than externally.Type: GrantFiled: April 8, 2014Date of Patent: September 29, 2015Assignee: FREESCALE SEMICONDUCTOR, INC.Inventors: Amit Aggarwal, Himanshu Goel, Ashish Malhotra, Ankit Pal
-
Patent number: 8432960Abstract: A channel equalizer that compensates for signal distortion of a signal in a communication channel includes an equalization filter, which gain-equalizes a received signal received through the communication channel, and an equalization control circuit, which generates a gain control signal for controlling the gain of the equalization filter. The equalization control circuit specifies a phase switch in data obtained by the equalization filter as an isolated bit and generates the gain control signal based on a width of the isolated bit.Type: GrantFiled: March 18, 2010Date of Patent: April 30, 2013Assignee: Freescale Semiconductor, Inc.Inventors: Girraj K. Agrawal, Asif Iqbal, Akshat Mittal, Ankit Pal, Amrit P. Singh
-
Patent number: 8180007Abstract: An input bit stream including a clock signal and data bits is oversampled to obtain one or more sets of data samples. One or more sets of non-transitioning phases corresponding to data samples that do not switch between zero and one are then identified. Center phases corresponding to the one or more sets of non-transitioning phases are identified and then a final center phase that accurately represents the bits belonging to the input bit stream is selected. The data samples corresponding to the final center phase are extracted, thereby recovering the clock signal and data bits from the input bit stream.Type: GrantFiled: January 14, 2010Date of Patent: May 15, 2012Assignee: Freescale Semiconductor, Inc.Inventors: Asif Iqbal, Girraj K. Agrawal, Ankit Pal
-
Patent number: 8077063Abstract: An input bit stream is received and zone statistics such as zones count, zones center bit positions, and zones lengths are determined, where a zone is a set of non-transitioning bits in the input bit stream. Beginning and ending bit positions for each zone are determined simultaneously, and each beginning bit position is associated with an ending bit position. Zone statistics are calculated using the determined beginning and appropriate ending bit positions.Type: GrantFiled: January 18, 2010Date of Patent: December 13, 2011Assignee: Freescale Semiconductor, Inc.Inventors: Ankit Pal, Girraj K. Agrawal, Asif Iqbal
-
Publication number: 20110228839Abstract: A channel equalizer that compensates for signal distortion of a signal in a communication channel includes an equalization filter, which gain-equalizes a received signal received through the communication channel, and an equalization control circuit, which generates a gain control signal for controlling the gain of the equalization filter. The equalization control circuit specifies a phase switch in data obtained by the equalization filter as an isolated bit and generates the gain control signal based on a width of the isolated bit.Type: ApplicationFiled: March 18, 2010Publication date: September 22, 2011Applicant: FREESCALE SEMICONDUCTOR, INC.Inventors: Girraj K. Agrawal, Asif Iqbal, Akshat Mittal, Ankit Pal, Amrit P. Singh
-
Patent number: 7986252Abstract: A bit stream is received and each bit corresponding to the bit stream is over-sampled to generate a first set of data samples. Each data sample from the first set of data samples is compared with a corresponding immediate previous data sample to generate a second set of data samples. The second set of data samples is compared with bit masks, and accordingly, some of the data samples in the first set of data samples are identified for replacement. Further, a substitute data sample is selected from the first set of data samples based on a predefined criterion and some of the data samples in the first set of data samples are replaced with the substitute data sample.Type: GrantFiled: January 17, 2010Date of Patent: July 26, 2011Assignee: Freescale Semiconductor, Inc.Inventors: Asif Iqbal, Girraj K. Agrawal, Ankit Pal
-
Publication number: 20110175758Abstract: A bit stream is received and each bit corresponding to the bit stream is over-sampled to generate a first set of data samples. Each data sample from the first set of data samples is compared with a corresponding immediate previous data sample to generate a second set of data samples. The second set of data samples is compared with bit masks, and accordingly, some of the data samples in the first set of data samples are identified for replacement. Further, a substitute data sample is selected from the first set of data samples based on a predefined criterion and some of the data samples in the first set of data samples are replaced with the substitute data sample.Type: ApplicationFiled: January 17, 2010Publication date: July 21, 2011Applicant: FREESCALE SEMICONDUCTOR, INCInventors: Asif Iqbal, Girraj K. Agrawal, Ankit Pal
-
Publication number: 20110176646Abstract: An input bit stream is received and zone statistics such as zones count, zones center bit positions, and zones lengths are determined, where a zone is a set of non-transitioning bits in the input bit stream. Beginning and ending bit positions for each zone are determined simultaneously, and each beginning bit position is associated with an ending bit position. Zone statistics are calculated using the determined beginning and appropriate ending bit positions.Type: ApplicationFiled: January 18, 2010Publication date: July 21, 2011Applicant: FREESCALE SEMICONDUCTOR, INC.Inventors: Ankit PAL, Girraj K. Agrawal, Asif Iqbal
-
Publication number: 20110170644Abstract: An input bit stream including a clock signal and data bits is oversampled to obtain one or more sets of data samples. One or more sets of non-transitioning phases corresponding to data samples that do not switch between zero and one are then identified. Center phases corresponding to the one or more sets of non-transitioning phases are identified and then a final center phase that accurately represents the bits belonging to the input bit stream is selected. The data samples corresponding to the final center phase are extracted, thereby recovering the clock signal and data bits from the input bit stream.Type: ApplicationFiled: January 14, 2010Publication date: July 14, 2011Applicant: FREESCALE SEMICONDUCTOR, INCInventors: Asif IQBAL, Girraj K. Agrawal, Ankit Pal