Patents by Inventor Anne Johan Annema
Anne Johan Annema has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 11783990Abstract: In an embodiment, an integrated circuit die includes a semiconductor substrate, patterned metal layers compiled over the semiconductor substrate, and a tapered multipath inductor formed in the patterned metal layers. The tapered multipath inductor includes, in turn, an inductor input terminal, an inductor output terminal, and N number of parallel inductor tracks electrically coupled between the inductor input terminal and the inductor output terminal. The parallel inductor tracks wind or wrap around an inductor centerline to define a plurality of multipath inductor windings including an innermost winding and an outermost winding. The parallel inductor tracks further vary in track width when progressing from the outermost winding to the innermost winding of the plurality of multipath inductor windings.Type: GrantFiled: March 30, 2022Date of Patent: October 10, 2023Assignee: NXP B.V.Inventors: Thomas Jan Hoen, Yanyu Jin, Anne Johan Annema, Jos Verlinden
-
Publication number: 20230317347Abstract: In an embodiment, an integrated circuit die includes a semiconductor substrate, patterned metal layers compiled over the semiconductor substrate, and a tapered multipath inductor formed in the patterned metal layers. The tapered multipath inductor includes, in turn, an inductor input terminal, an inductor output terminal, and N number of parallel inductor tracks electrically coupled between the inductor input terminal and the inductor output terminal. The parallel inductor tracks wind or wrap around an inductor centerline to define a plurality of multipath inductor windings including an innermost winding and an outermost winding. The parallel inductor tracks further vary in track width when progressing from the outermost winding to the innermost winding of the plurality of multipath inductor windings.Type: ApplicationFiled: March 30, 2022Publication date: October 5, 2023Inventors: Thomas Jan Hoen, Yanyu Jin, Anne Johan Annema, Jos Verlinden
-
Publication number: 20230134106Abstract: A temperature sensor and method of temperature sensing is described. A first reference current is provided to a dual-slope ADC during a first slope time duration of a dual-slope ADC conversion cycle. A second reference current is provided to the dual-slope ADC during a second slope time duration of the dual-slope ADC conversion cycle. A digital codeword corresponding to a ratio of the first and second reference currents is then output by the dual-slope ADC. The first and second reference current ratio is related to the temperature.Type: ApplicationFiled: October 24, 2022Publication date: May 4, 2023Inventors: Alexander Sebastian Delke, Anne Johan Annema, Jos Verlinden, Bram Nauta
-
Patent number: 11018625Abstract: A frequency reference generator includes (i) an integrated frequency source having drive circuitry that drives a resonant (e.g., non-trimmable LC) tank to generate an oscillator signal, (ii) at least one temperature sensor that generates at least one measured temperature signal, and (iii) a frequency-adjustment circuit that adjusts the oscillator signal frequency to generate the frequency reference based on the measured temperature signal and a (e.g., sample-specific) mapping from temperature to a corresponding frequency-adjustment parameter (e.g., a divisor value for a fractional frequency divider). In some embodiments, a Colpitts oscillator generates the oscillator signal based on the measured temperature signal, where the Colpitts oscillator has voltage/temperature-compensation circuitry that compensates for variations in power supply voltage and operating temperature. Such frequency reference generators achieve substantial PVT insensitivity with as little as a single 1T-trim or even no trim at all.Type: GrantFiled: February 28, 2020Date of Patent: May 25, 2021Assignee: NXP B.V.Inventors: Alexander Sebastian Delke, Mark Stefan Oude Alink, Anne Johan Annema, Yanyu Jin, Jos Verlinden, Bram Nauta
-
Patent number: 10250266Abstract: An oscillator system for an integrated circuit includes a first oscillator circuit, a second oscillator circuit, and calibration system. During a sampling routine, the calibration system is used to determine a sampled value based on a comparison of the output of the second oscillator and an external clock signal. The sampled value is stored in a memory. During a calibration routine, the calibration system determines a comparison value based on a comparison of the output of the second oscillator circuit and the output of the first oscillator circuit. The calibration circuit compares the comparison value with the sampled value to generate a tuning value to tune the frequency of the first oscillator circuit.Type: GrantFiled: July 24, 2017Date of Patent: April 2, 2019Assignee: NXP B.V.Inventors: Anne-Johan Annema, Jos Verlinden
-
Publication number: 20190028106Abstract: An oscillator system for an integrated circuit includes a first oscillator circuit, a second oscillator circuit, and calibration system. During a sampling routine, the calibration system is used to determine a sampled value based on a comparison of the output of the second oscillator and an external clock signal. The sampled value is stored in a memory. During a calibration routine, the calibration system determines a comparison value based on a comparison of the output of the second oscillator circuit and the output of the first oscillator circuit. The calibration circuit compares the comparison value with the sampled value to generate a tuning value to tune the frequency of the first oscillator circuit.Type: ApplicationFiled: July 24, 2017Publication date: January 24, 2019Inventors: ANNE-JOHAN ANNEMA, JOS VERLINDEN
-
Patent number: 6559711Abstract: Two substantially identical currents (I1,a, I1,b) are subtracted from each other, while being generated by elements (10, 11) in such a way that noise in the current value of said two currents (I1,a, I1,b) is determined by shot noise. The differential current, determined only by shot noise, is supplied to a capacitor (13). A second current (I2) is used to charge a second capacitor (22, 29). It is periodically determined whether the value of a voltage across the first capacitor (13) is within or outside a range bounded by the (negative and positive values of the) voltage of the second capacitor (22, 29) which has been charged over the same period of time. The currents (I1,b, Ib) are set in dependence on the result of the comparison. The signal to set the currents (I1,b, Ib) also serves as control signal for an element (43) connected as a constant current source.Type: GrantFiled: July 10, 2001Date of Patent: May 6, 2003Assignee: Koninklijke Philips Electronics N.V.Inventors: Franciscus Petrus Widdershoven, Anne Johan Annema
-
Patent number: 6501407Abstract: A digital to analog converter (DAC) for converting a digital signal (DS) having a maximum voltage range which corresponds to a first supply voltage (UL) into an analog signal (Uout) having a maximum voltage range which corresponds to a second supply voltage (UH). The first supply voltage (UL) is offered between a first supply terminal (VSS) and a second supply terminal (VDDL). The second supply voltage (UH) is offered between the first supply terminal (VSS) and a third supply terminal (VDDH). The digital to analog converter (DAC) comprises conversion resistors (RCNV0-RCNVn) and coupling means (CPL) for coupling a number of said conversion resistors (RCNV2-RCNVn) in between the first supply terminal (VSS) and an output terminal (OUT), and for coupling the remainder of said conversion resistors (RCNV0-RCNV1) in between the third supply terminal (VDDH) and the output terminal (OUT). The value of said number depends on the data content of the digital signal (DS).Type: GrantFiled: September 25, 2001Date of Patent: December 31, 2002Assignee: Koninklijke Philips Electronics N.V.Inventors: Jan Roelof Westra, Anne Johan Annema, Jeroen Michiel Van Den Boom, Eise Carel Dijkmans
-
Patent number: 6426715Abstract: A digital to analog converter for a multibit digital input signal has a set of conversion elements for the positive signal excursions and a set of conversion elements for the negative signal excursions. In each set the conversion elements are selected according to a dynamic element matching algorithm. To improve the mismatch-noise shaping of these algorithms, excess conversion elements may be additionally selected.Type: GrantFiled: October 27, 2000Date of Patent: July 30, 2002Assignee: Koninklijke Philips Electronics N.V.Inventors: Jan Roelof Westra, Anne Johan Annema
-
Patent number: 6380761Abstract: A level converter for the converting of a first digital signal (U1) having a first voltage range into a second digital signal (U2) having a second voltage range comprising an amplifier (T0) having an input for receiving the first digital signal (U1) and an output for supplying the second digital signal (U2), a series arrangement for controlling the slew-rate of the second digital signal (U2) which comprises at least a first capacitor (C1) and a second capacitor (C2) and which is coupled between the output and the input of the amplifier (T0), and voltage controlling means for controlling the voltages (VC1, VC2) across the at least first and second capacitors (C1, C2). The voltage controlling means comprises at least one voltage source (Vls1, Vls2) for supplying a separate bias voltage to each internal node (N1, N2) of the series arrangement. The value of the separate bias voltage or the values of the separate bias voltages is/are dependent on the values of the first (U1) and the second (U2) digital signals.Type: GrantFiled: January 26, 2001Date of Patent: April 30, 2002Assignee: U.S. Philips CorporationInventor: Anne Johan Annema
-
Publication number: 20020047795Abstract: A digital to analog converter (DAC) for converting a digital signal (DS) having a maximum voltage range which corresponds to a first supply voltage (UL) into an analog signal (UOUT) having a maximum voltage range which corresponds to a second supply voltage (UH). The first supply voltage (UL) is offered between a first supply terminal t(VSS) and a second supply terminal (VDDL). The second supply voltage (UH) is offered between the first supply terminal (VSS) and a third supply terminal (VDDH). The digital to analog converter (DAC) comprises conversion resistors (RCNV0-RCNVn) and coupling means (CPL) for coupling a number of said conversion resistors (RCNV2-RCNVn) in between the first supply terminal (VSS) and an output terminal (OUT), and for coupling the remainder of said conversion resistors (RCNV0-RCNV1) in between the third supply terminal (VDDH) and the output terminal (OUT). The value of said number depends on the data content of the digital signal (DS).Type: ApplicationFiled: September 25, 2001Publication date: April 25, 2002Inventors: Jan Roelof Westra, Anne Johan Annema, Jeroen Michiel Van Den Boom, Eise Carel Dijkmans
-
Publication number: 20020014910Abstract: Two substantially identical currents (I1,a, I1,b) are subtracted from each other, while being generated by elements (10, 11) in such a way that noise in the current value of said two currents (I1,a, I1,b) is determined by shot noise. The differential current, determined only by shot noise, is supplied to a capacitor (13). A second current (I2) is used to charge a second capacitor (22, 29). It is periodically determined whether the value of a voltage across the first capacitor (13) is within or outside a range bounded by the (negative and positive values of the) voltage of the second capacitor (22, 29) which has been charged over the same period of time. The currents (I1,b, Ib) are set in dependence on the result of the comparison. The signal to set the currents (I1,b, Ib) also serves as control signal for an element (43) connected as a constant current source.Type: ApplicationFiled: July 10, 2001Publication date: February 7, 2002Inventors: Franciscus Petrus Widdershoven, Anne Johan Annema
-
Patent number: 6320414Abstract: A high-voltage level tolerant transistor circuit, comprising a plurality of cascoded transistors, including a first transistor (T1) operatively connected to a high-voltage level node (3) and a second transistor (T2) operatively connected to a low-voltage level node (2). The first transistor (T1) connects to a biasing circuit (8), such as a voltage level shifter, providing a variable biasing level (V1) relative to a voltage level (VH) at the high-voltage level node (3).Type: GrantFiled: May 15, 2000Date of Patent: November 20, 2001Assignee: U.S. Philips CorporationInventors: Anne Johan Annema, Godefridus Johannes Gertrudis Maria Geelen
-
Patent number: 6304112Abstract: An integrated circuit provided with an improved fail-safe mode.Type: GrantFiled: August 9, 2000Date of Patent: October 16, 2001Assignee: U.S. Philips CorporationInventors: Anne Johan Annema, Godefridus Johannes Gertrudis Maria Geelen