Patents by Inventor Anthony L. Coyle
Anthony L. Coyle has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 7335536Abstract: A method for fabricating a low resistance, low inductance device for high current semiconductor flip-chip products. A structure is produced, which comprises a semiconductor chip with metallization traces, copper lines in contact with the traces, and copper bumps located in an orderly and repetitive arrangement on each line so that the bumps of one line are positioned about midway between the corresponding bumps of the neighboring lines. A substrate is provided which has elongated copper leads with first and second surfaces, the leads oriented at right angles to the lines. The first surface of each lead is connected to the corresponding bumps of alternating lines using solder elements. Finally, the assembly is encapsulated in molding compound so that the second lead surfaces remain un-encapsulated.Type: GrantFiled: September 1, 2005Date of Patent: February 26, 2008Assignee: Texas Instruments IncorporatedInventors: Bernhard P. Lange, Anthony L. Coyle, Quang X. Mai
-
Publication number: 20070296056Abstract: An electronic device has a semiconductor chip (101) with a surface and an electric circuit including terminals on the surface. The circuit has a first (103) and a second terminal (104) with a metallurgical composition for wire bonding. The chip has a conductive wire (120) above the chip surface, which has a length and a first and a second end; the first end is attached to the first terminal and the second end to the second terminal. The wire is shaped to form at least one sequence of a concave and a convex portion. The sequence may be configured to form a loop, or multiple wire loops resulting in a spiraling wire coil. The number, shape, and spatial sequence of the loops control the electrical inductance of the wire; the inductance is selected to fine-tune the high frequency characteristics of the circuit.Type: ApplicationFiled: June 27, 2006Publication date: December 27, 2007Applicant: TEXAS INSTRUMENTS INCORPORATEDInventors: Anthony L. Coyle, Reynaldo C. Javier, Jeffrey G. Holloway
-
Patent number: 7256482Abstract: An integrated circuit chip packaging assembly having a first and second package side. An integrated circuit chip has a substrate side and an active circuit side. The chip includes integrated circuit devices formed on the active circuit side. The active circuit side of the chip is on the first package side. The die pad has at least one runner member extending therefrom, which may be bent toward the first package side. The active circuit side of the chip is attached to the die pad. The die pad is on the first package side relative to the chip. The package mold compound is formed over the die pad, at least part of the chip, and at least part of the runner member(s). At least part of the substrate side of the chip and/or at least part of the runner member(s) may not be covered by the package mold compound.Type: GrantFiled: August 12, 2004Date of Patent: August 14, 2007Assignee: Texas Instruments IncorporatedInventors: Steven Alfred Kummerl, Anthony L. Coyle, Bernhard Lange
-
Patent number: 7084494Abstract: A semiconductor device comprising a metallic leadframe (103) with a first surface (103a) and a second surface (103b). The leadframe includes a chip pad (104) and a plurality of segments (107); the chip pad is held by a plurality of straps (105), wherein each strap has a groove (106). A chip (101) is mounted on the chip pad and electrically connected to the segments. A heat spreader (110) is disposed on the first surface of the leadframe; the heat spreader has its central portion (110a) spaced above the chip connections (108), and also has positioning members (110b) extending outwardly from the edges of the central portion so that they rest in the grooves of the straps. Encapsulation material surrounds the chip, the electrical connections, and the spreader positioning members, and fills the space between the spreader and the chip, while leaving the second leadframe surface and the central spreader portion exposed.Type: GrantFiled: June 18, 2004Date of Patent: August 1, 2006Assignee: Texas Instruments IncorporatedInventors: Anthony L. Coyle, William D. Boyd, Chris Haga, Leland S. Swanson
-
Patent number: 7026710Abstract: According to the present invention, a plastic land-grid array package, a plastic ball-grid package, and a plastic leaded package for micromechanical components are fabricated by a molding process characterized by placing a sheet-like protector on the surface of the components during the molding phase, selectively encapsulating the bonding pads and coupling members of the chip while leaving empty space above the components, removing the protector and attaching a lid over the components. A molding method as well as a molding apparatus are provided compatible with the sensitivity of the micromechanical devices, yet flexible with regard to the technique used to assemble the chip and the substrate. Furthermore, the method disclosed is flexible with regard to the material and the properties of the substrate. The invention is applicable to a variety of different semiconductor micromechanical devices, for instance actuators, motors, sensors, spatial light modulators, and deformable mirror devices.Type: GrantFiled: January 10, 2001Date of Patent: April 11, 2006Assignee: Texas Instruments IncorporatedInventors: Anthony L. Coyle, George A. Bednarz
-
Patent number: 6916689Abstract: A semiconductor device has passive components integrated with the circuit and encapsulated in a plastic package for solder ball or leaded attachment. A plastic chip-scale semiconductor device has a substrate made of a plurality of patterned insulating layers alternating with patterned electrically conductive layers, the layers mutually adhering to form the substrate. The layers include a plurality of passive electrical components, such as capacitors, inductors, and resistors, and routing lines. Most routing lines terminate in a first plurality of bondable contact pads and a second plurality of solderable contact pads. The components and lines form a web and are configured mostly in a narrow peripheral band at least partially around a central substrate area, and are operable with high performance in conjunction with an integrated circuit (IC) chip.Type: GrantFiled: April 21, 2003Date of Patent: July 12, 2005Assignee: Texas Instruments IncorporatedInventors: Samuel D. Pritchett, Anthony L. Coyle, Milton L. Buschbom
-
Patent number: 6858910Abstract: A plastic land-grid array package, a ball-grid array package, and a plastic leaded package for micromechanical components are fabricated by a molding process characterized by lining the cavity surfaces of the top and bottom mold halves with a protective plastic film, which also protects the surfaces of the components during the molding phase, selectively encapsulating the bonding pads and coupling members of the chip while leaving empty space above the components, and attaching a lid over the components. A molding method as well as a molding apparatus are provided compatible with the sensitivity of the micromechanical devices, yet flexible with regard to the technique used to assemble the chip and the substrate. Furthermore, the method disclosed is flexible with regard to the material and the properties of the substrate.Type: GrantFiled: October 16, 2002Date of Patent: February 22, 2005Assignee: Texas Instruments IncorporatedInventors: Anthony L. Coyle, George A. Bednarz
-
Publication number: 20040150105Abstract: A metallurgical interconnection for electronic devices is described, wherein the interconnection has first and second interconnection metals. The first metal is shaped to enlarge the contact area, thus providing maximum mechanical interconnection strength, and to stop nascent cracks, which propagate in the interconnection. Preferred shapes include castellation and corrugation. The castellation may include metal protrusions, which create wall-like obstacles in the interconnection zones of highest thermomechanical stress, whereby propagating cracks are stopped. The surface of the first metal has an affinity to form metallurgical contacts. The second metal is capable of reflowing. The first metal is preferably copper, and the second metal tin or a tin alloy.Type: ApplicationFiled: January 20, 2004Publication date: August 5, 2004Inventors: Mohammad Yunus, Anthony L. Coyle
-
Patent number: 6753616Abstract: A robust, low inductance electronic package for small area semiconductor chips is provided which includes a flexible polymer film having electronic circuitry on one or more major surfaces, a bumped flip chip integrated circuit attached to the first surface, an array of solder balls to the second surface, and the device encapsulated in a plastic molding compound. An assembly and packaging method is disclosed wherein multiple devices are encapsulated simultaneously on a continuous polymer film, thereby providing a method compatible with high volume and low cost manufacturing processes and equipment.Type: GrantFiled: December 16, 2002Date of Patent: June 22, 2004Assignee: Texas Instruments IncorporatedInventor: Anthony L. Coyle
-
Patent number: 6696757Abstract: A metallurgical interconnection for electronic devices is described, wherein the interconnection has first and second interconnection metals. The first metal is shaped to enlarge the contact area, thus providing maximum mechanical interconnection strength, and to stop nascent cracks, which propagate in the interconnection. Preferred shapes include castellation and corrugation. The castellation may include metal protrusions, which create wall-like obstacles in the interconnection zones of highest thermomechanical stress, whereby propagating cracks are stopped. The surface of the first metal has an affinity to form metallurgical contacts. The second metal is capable of reflowing. The first metal is preferably copper, and the second metal tin or a tin alloy.Type: GrantFiled: June 24, 2002Date of Patent: February 24, 2004Assignee: Texas Instruments IncorporatedInventors: Mohammad Yunus, Anthony L. Coyle
-
Publication number: 20030234447Abstract: A metallurgical interconnection for electronic devices is described, wherein the interconnection has first and second interconnection metals. The first metal is shaped to enlarge the contact area, thus providing maximum mechanical interconnection strength, and to stop nascent cracks, which propagate in the interconnection. Preferred shapes include castellation and corrugation. The castellation may include metal protrusions, which create wall-like obstacles in the interconnection zones of highest thermomechanical stress, whereby propagating cracks are stopped. The surface of the first metal has an affinity to form metallurgical contacts. The second metal is capable of reflowing. The first metal is preferably copper, and the second metal tin or a tin alloy.Type: ApplicationFiled: June 24, 2002Publication date: December 25, 2003Inventors: Mohammad Yunus, Anthony L. Coyle
-
Publication number: 20030205400Abstract: A semiconductor device has passive components integrated with the circuit and encapsulated in a plastic package for solder ball or leaded attachment. A plastic chip-scale semiconductor device has a substrate made of a plurality of patterned insulating layers alternating with patterned electrically conductive layers, the layers mutually adhering to form the substrate. The layers comprise a plurality of passive electrical components, such as capacitors, inductors, and resistors, and routing lines. Most routing line terminates in a first plurality of bondable contact pads and a second plurality of solderable contact pads. The components and lines form a web and are configured mostly in a narrow peripheral band at least partially around a central substrate area, and are operable with high performance in conjunction with an integrated circuit (IC) chip.Type: ApplicationFiled: April 21, 2003Publication date: November 6, 2003Inventors: Samuel D. Pritchett, Anthony L. Coyle, Milton L. Buschbom
-
Patent number: 6586676Abstract: A semiconductor device has passive components integrated with the circuit and encapsulated in a plastic package for solder ball or leaded attachment. A plastic chip-scale semiconductor device has a substrate made of a plurality of patterned insulating layers alternating with patterned electrically conductive layers, the layers mutually adhering to form the substrate. The layers include a plurality of passive electrical components, such as capacitors, inductors, and resistors, and routing lines. Most routing lines terminate in a first plurality of bondable contact pads and a second plurality of solderable contact pads. The components and lines form a web and are configured mostly in a narrow peripheral band at least partially around a central substrate area, and are operable with high performance in conjunction with an integrated circuit (IC) chip.Type: GrantFiled: May 15, 2001Date of Patent: July 1, 2003Assignee: Texas Instruments IncorporatedInventors: Samuel D. Pritchett, Anthony L. Coyle, Milton L. Buschbom
-
Publication number: 20030092217Abstract: A robust, low inductance electronic package for small area semiconductor chips is provided which includes a flexible polymer film having electronic circuitry on one or more major surfaces, a bumped flip chip integrated circuit attached to the first surface, an array of solder balls to the second surface, and the device encapsulated in a plastic molding compound. An assembly and packaging method is disclosed wherein multiple devices are encapsulated simultaneously on a continuous polymer film, thereby providing a method compatible with high volume and low cost manufacturing processes and equipment.Type: ApplicationFiled: December 16, 2002Publication date: May 15, 2003Inventor: Anthony L. Coyle
-
Publication number: 20030090558Abstract: A molded body (20) of a printhead chip package (70) for use in a hand-held apparatus is provided. The molded body (20) has a bottom surface (22) adapted to be attached to the hand-held apparatus. A fluid reservoir (24) is formed in a central region of the molded body (20), and is bounded on its sides (26) by the molded body (20). A bottom (28) of the fluid reservoir (24) is at least partially open. A recessed cavity (30) is formed in the central region of the molded body (20) above the fluid reservoir (24), and is bounded on its sides (32) by the molded body (20). A top (34) of the recessed cavity (30) is at least partially open. A first part of a bottom (36) of the recessed cavity (30) is bounded by the molded body (20). A second part of the bottom of the recessed cavity (30) is open to a top opening (40) of the fluid reservoir (24). The recessed cavity (30) is adapted to receive a printhead chip (72) therein.Type: ApplicationFiled: March 22, 2002Publication date: May 15, 2003Inventors: Anthony L. Coyle, Margaret Simmons-Matthews
-
Patent number: 6541832Abstract: Low-cost plastic cavity-up land-grid array packages and ball-grid array packages are provided, suitable for wire-bonded chips having micromechanical components. The packages feature a thermal heat spreader and a protective lid. The package structure disclosed is flexible with regard to materials and geometrical detail, and provides solutions to specific functions such as storage space for chemical compounds within the enclosed cavity of the package.Type: GrantFiled: January 19, 2001Date of Patent: April 1, 2003Assignee: Texas Instruments IncorporatedInventor: Anthony L. Coyle
-
Publication number: 20030045025Abstract: A plastic land-grid array package, a ball-grid array package, and a plastic leaded package or micromechanical components are fabricated by a molding process characterized by lining the cavity surfaces of the top and bottom mold halves with a protective plastic film, which also protects the surfaces or the components during the molding phase, selectively encapsulating the bonding pads and coupling members of the chip while leaving empty space above the components, and attaching a lid over the components A molding method as well as a molding apparatus are provided compatible with the sensitivity of the micromechanical devices, yet flexible with regard to the technique used to assemble the chip and the substrate. Furthermore, the method disclosed is flexible with regard to the material and the properties of the substrate.Type: ApplicationFiled: October 16, 2002Publication date: March 6, 2003Inventors: Anthony L. Coyle, George A. Bednarz
-
Patent number: 6518089Abstract: A robust, low inductance electronic package for small area semiconductor chips is provided which includes a flexible polymer film having electronic circuitry on one or more major surfaces, a bumped flip chip integrated circuit attached to the first surface, an array of solder balls to the second surface, and the device encapsulated in a plastic molding compound. An assembly and packaging method is disclosed wherein multiple devices are encapsulated simultaneously on a continuous polymer film, thereby providing a method compatible with high volume and low cost manufacturing processes and equipment.Type: GrantFiled: February 2, 2001Date of Patent: February 11, 2003Assignee: Texas Instruments IncorporatedInventor: Anthony L. Coyle
-
Patent number: 6489178Abstract: A plastic land-grid array package, a ball-grid array package, and a plastic leaded package for micromechanical components are fabricated by a molding process characterized by lining the cavity surfaces of the top and bottom mold halves with a protective plastic film, which also protects the surfaces of the components during the molding phase, selectively encapsulating the bonding pads and coupling members of the chip while leaving empty space above the components, and attaching a lid over the components. A molding method as well as a molding apparatus are provided compatible with the sensitivity of the micromechanical devices, yet flexible with regard to the technique used to assemble the chip and the substrate. Furthermore, the method disclosed is flexible with regard to the material and the properties of the substrate.Type: GrantFiled: January 19, 2001Date of Patent: December 3, 2002Assignee: Texas Instruments IncorporatedInventors: Anthony L. Coyle, George A. Bednarz
-
Publication number: 20020105092Abstract: A robust, low inductance electronic package for small area semiconductor chips is provided which includes a flexible polymer film having electronic circuitry on one or more major surfaces, a bumped flip chip integrated circuit attached to the first surface, an array of solder balls to the second surface, and the device encapsulated in a plastic molding compound. An assembly and packaging method is disclosed wherein multiple devices are encapsulated simultaneously on a continuous polymer film, thereby providing a method compatible with high volume and low cost manufacturing processes and equipment.Type: ApplicationFiled: February 2, 2001Publication date: August 8, 2002Inventor: Anthony L. Coyle