Patents by Inventor Anthony P. Ingraham
Anthony P. Ingraham has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 6256203Abstract: An efficient cooling mechanism for a multi-chip carrier can be provided while conserving board surface area. Flexible circuitized material is used to form multi-chip carriers with air baffle capability. The flex is folded or curved into the desired shape and held in position with a support structure. Bonding sites for chips are located on regions through the carrier. Shapes which provide air baffle capabilities include coils, spring-like coils and serpentines.Type: GrantFiled: November 10, 1999Date of Patent: July 3, 2001Assignee: International Business Machines CorporationInventors: Anthony P. Ingraham, Glenn L. Kehley, Sanjeev B. Sathe, John R. Slack
-
Patent number: 6121069Abstract: A solder interconnection uses preferably lead-rich balls for making a low temperature chip attachment directly to any of the higher levels of packaging substrate. After a solder ball has been formed using standard processes, a ball limiting metal mask is formed using photoresist. A thin cap layer of preferably pure tin is deposited on a surface of the solder balls using a tin aqueous immersion process.Type: GrantFiled: September 3, 1999Date of Patent: September 19, 2000Assignee: International Business Machines CorporationInventors: Christina M. Boyko, Anthony P. Ingraham, Voya R. Markovich, David J. Russell
-
Patent number: 6094060Abstract: A technique for testing/stressing integrated circuit devices, especially wafers, having a plurality of contacts on one face thereof arranged in a predetermined pattern is provided. An interposer having a dielectric substrate and a device contact face and a tester contact face is provided. A first plurality of releasable connectors on the device contact are face arranged in the same predetermined pattern, and a second plurality of releasable connectors are arranged in the same predetermined pattern on the tester contact face. The releasable connections are formed of dendrites. Conducting vias connect the corresponding connectors of the first and second releasable connectors respectively. A test head is provided having a plurality of contact pads also arranged in the same predetermined pattern. Circuitry is provided on the test head to connect each of the contact pads thereon with external leads extending to provide signal contact to each of the contact pads on the test head.Type: GrantFiled: February 1, 1999Date of Patent: July 25, 2000Assignee: International Business Machines CorporationInventors: Jerome A. Frankeny, Anthony P. Ingraham, James Steven Kamperman, James Robert Wilcox
-
Patent number: 6094059Abstract: A technique for testing/stressing integrated circuit devices, especially wafers, having a plurality of contacts on one face thereof arranged in a predetermined pattern is provided. An interposer having a dielectric substrate and a device contact face and a tester contact face is provided. A first plurality of releasable connectors on the device contact are face arranged in the same predetermined pattern, and a second plurality of releasable connectors are arranged in the same predetermined pattern on the tester contact face. The releasable connections are formed of dendrites. Conducting vias connect the corresponding connectors of the first and second releasable connectors respectively. A test head is provided having a plurality of contact pads also arranged in the same predetermined pattern. Circuitry is provided on the test head to connect each of the contact pads thereon with external leads extending to provide signal contact to each of the contact pads on the test head.Type: GrantFiled: February 1, 1999Date of Patent: July 25, 2000Assignee: International Business Machines CorporationInventors: Jerome A. Frankeny, Anthony P. Ingraham, James Steven Kamperman, James Robert Wilcox
-
Patent number: 6075287Abstract: Electrically conductive lamina are attached by an electrically insulating, thermally conductive adhesive and/or solder to one or more semiconductor devices such as chips and extend beyond the periphery of the chip or chips to form heat sink fins. Electrical connections may be made between such chips through holes (e.g. by a wire or plated through hole) in the electrically conductive lamina lined with an insulating material such as the electrically insulating adhesive to provide a structurally robust assembly. Surface pads and connections may overlie patterns of insulator on the lamina. A further lamina can be wrapped around lateral sides of the assembly to provide further heat sink area and mechanical protection for other heat sink fins. A graphite/carbon fiber composite matrix material is preferred for the lamina and the coefficient of thermal expansion of such materials may be matched to that of the semiconductor material attached thereto.Type: GrantFiled: April 3, 1997Date of Patent: June 13, 2000Assignee: International Business Machines CorporationInventors: Anthony P. Ingraham, Glenn L. Kehley, Sanjeev B. Sathe, John R. Slack
-
Patent number: 6061245Abstract: An efficient cooling mechanism for a multi-chip carrier can be provided while conserving board surface area. Flexible circuitized material is used to form multi-chip carriers with air baffle capability. The flex is folded or curved into the desired shape and held in position with a support structure. Bonding sites for chips are located on regions through the carrier. Shapes which provide air baffle capabilities include coils, spring-like coils and serpentines.Type: GrantFiled: January 22, 1998Date of Patent: May 9, 2000Assignee: International Business Machines CorporationInventors: Anthony P. Ingraham, Glenn L. Kehley, Sanjeev B. Sathe, John R. Slack
-
Patent number: 5953623Abstract: A solder interconnection uses preferably lead-rich balls for making a low temperature chip attachment directly to any of the higher levels of packaging substrate. After a solder ball has been formed using standard processes, a ball limiting metal mask is formed using photoresist. A thin cap layer of preferably pure tin is deposited on a surface of the solder balls using a tin aqueous immersion process.Type: GrantFiled: April 10, 1997Date of Patent: September 14, 1999Assignee: International Business Machines CorporationInventors: Christina M. Boyko, Anthony P. Ingraham, Voya R. Markovich, David J. Russell
-
Patent number: 5949246Abstract: A technique for testing/stressing integrated circuit devices, especially wafers, having a plurality of contacts on one face thereof arranged in a predetermined pattern is provided. An interposer having a dielectric substrate and a device contact face and a tester contact face is provided. A first plurality of releasable connectors on the device contact are face arranged in the same predetermined pattern, and a second plurality of releasable connectors are arranged in the same predetermined pattern on the tester contact face. The releasable connections are formed of dendrites. Conducting vias connect the corresponding connectors of the first and second releasable connectors respectively. A test head is provided having a plurality of contact pads also arranged in the same predetermined pattern. Circuitry is provided on the test head to connect each of the contact pads thereon with external leads extending to provide signal contact to each of the contact pads on the test head.Type: GrantFiled: January 28, 1997Date of Patent: September 7, 1999Assignee: International Business MachinesInventors: Jerome A. Frankeny, Anthony P. Ingraham, James Steven Kamperman, James Robert Wilcox
-
Patent number: 5926369Abstract: A multi-chip carrier which uses less lateral mounting space on the surface of a circuit board or card can be formed using flexible circuitized material. Lateral space is compressed by utilizing more vertical space to package chips and components. The problem of cooling multiple chips in a tight space may be accomplished by integrating the heat sink in with the circuit carrier and having the heat sink double as a support structure. A flex material is folded or shaped. Different regions of the flex are used for mounting chips, mounting support mechanisms, or mounting the structure on a carrier or substrate.Type: GrantFiled: January 22, 1998Date of Patent: July 20, 1999Assignee: International Business Machines CorporationInventors: Anthony P. Ingraham, Glenn L. Kehley, Sanjeev B. Sathe, John R. Slack
-
Patent number: 5528159Abstract: A method and apparatus for testing semi-conductor chips is disclosed. The individual semiconductor chips have I/O contacts. The apparatus is provided with an interposer that has contacts corresponding to the contacts on the semiconductor chip. Both the chip and the interposer contacts can be any known type including metal ball, bumps, or tabs or may be provided with dendritic surfaces. The chip contacts are first brought into relative loose temporary contact with the contacts on the interposer and then a compressive force greater that 5 grams per chip contact is applied to the chip to force the chip contacts into good electrical contact with the interposer contacts. Testing of the chip is then performed. The tests may include heating of the chip as well as the application of signals to the chip contacts. After testing the chip is removed from the substrate.Type: GrantFiled: May 30, 1995Date of Patent: June 18, 1996Assignee: International Business Machine Corp.Inventors: Richard G. Charlton, George C. Correia, Mark A. Couture, Gary R. Hill, Kibby B. Horsford, Anthony P. Ingraham, Michael D. Lowell, Voya R. Markovich, Gordon C. Osborne, Jr., Mark V. Pierson
-
Patent number: 5523696Abstract: A method and apparatus for testing semi-conductor chips is disclosed. The individual semiconductor chips have I/O contacts. The apparatus is provided with an interposer that has contacts corresponding to the contacts on the semiconductor chip. Both the chip and the interposer contacts can be any known type including metal ball, bumps, or tabs or may be provided with dendritic surfaces. The chip contacts are first brought into relative loose temporary contact with the contacts on the interposer and then a compressive force greater that 5 grams per chip contact is applied to the chip to force the chip contacts into good electrical contact with the interposer contacts. Testing of the chip is then performed. The tests may include heating of the chip as well as the application of signals to the chip contacts. After testing the chip is removed from the substrate.Type: GrantFiled: December 7, 1993Date of Patent: June 4, 1996Assignee: International Business Machines Corp.Inventors: Richard G. Charlton, George C. Correla, Mark A. Couture, Gary R. Hill, Kibby B. Horsford, Anthony P. Ingraham, Michael D. Lowell, Voya R. Markovich, Gordon C. Osborne, Jr., Mark V. Pierson
-
Patent number: 5420520Abstract: A method of testing semi-conductor chips is disclosed. The individual semiconductor chips have I/O, power, and ground contacts. In the method of the invention a chip test fixture system is provided. The chip test fixture system has contacts corresponding to the contacts on the semiconductor chip. The carrier contacts have dendritic surfaces. The chip contacts are brought into electrically conductive contact with the conductor pads on the chip test fixture system. Test signal input vectors are applied to the inputs of the semiconductor chip, and output signal vectors are recovered from the semiconductor chip. After testing the chip is removed from the substrate.Type: GrantFiled: June 11, 1993Date of Patent: May 30, 1995Assignee: International Business Machines CorporationInventors: Morris Anschel, Anthony P. Ingraham, Charles R. Lamb, Michael D. Lowell, Voya R. Markovich, Wolfgang Mayr, Richard G. Murphy, Mark V. Pierson, Tamar A. Powers, Timothy S. Reny, Scott D. Reynolds, Bahgat G. Sammakia, Wayne R. Storr
-
Patent number: 5391514Abstract: A method of flip chip bonding an integrated circuit chip to a chip carrier. A high melting temperature composition, such as a binary Pb/Sn alloy, is deposited on contacts on, for example, the chip, and constituents of a low melting composition, such as Bi and Sn, are codeposited on contacts on, for example, the chip carrier. The chip and chip carrier are then heated. This causes the lower melting temperature composition, for example the Bi and Sn, to melt and form a low melting temperature alloy, such as a Bi/Sn alloy. The low melting alloy dissolves the higher melting composition, as Pb/Sn. This results in the formation of a solder bond of a low melting point third composition, such as a ternary alloy of Bi/Pb/Sn.Type: GrantFiled: April 19, 1994Date of Patent: February 21, 1995Assignee: International Business Machines CorporationInventors: Thomas P. Gall, Anthony P. Ingraham
-
Patent number: 5185073Abstract: A separable and reconnectable connection for electrical equipment is provided that is suitable for miniaturization in which vertical interdigitating members integrally attached and protruding from a planar portion are accommodated in control of damage in lateral displacement that occurs on mating with an opposite similar contact. Displacement damage is averted through accommodating lateral stresses by providing one or more of a conformal opposing contact, by strengthening through coating and base reinforcement and a deformable coating. The contacts are fabricated by physical and chemical processes including sputtering, normal and pulse electroplating and chemical vapor deposition. Pulse electroplating of palladium provides a dendritic deposit of uniform height, uniform rounded points and less branching. The contacts on completion are provided with a surrounding immobilizing material that enhances rigidity.Type: GrantFiled: April 29, 1991Date of Patent: February 9, 1993Assignee: International Business Machines CorporationInventors: Perminder S. Bindra, Jerome J. Cuomo, Thomas P. Gall, Anthony P. Ingraham, Sung K. Kang, Jungihl Kim, Paul Lauro, David N. Light, Voya R. Markovich, Ekkehard F. Miersch, Jaynal A. Molla, Douglas O. Powell, John J. Ritsko, George J. Saxenmeyer, Jr., Jack A. Varcoe, George F. Walker
-
Patent number: 5137461Abstract: A separable and reconnectable connection for electrical equipment is provided that is suitable for miniaturization in which vertical interdigitating members integrally attached and protruding from a planar portion are accommodated in control of damage in lateral displacement that occurs on mating with an opposite similar contact. Displacement damage is averted through accommodating lateral stresses by providing one or more of a conformal opposing contact, by strengthening through coating and base reinforcement and a deformable coating. The contacts are fabricated by physical and chemical processes including sputtering, normal and pulse electroplating and chemical vapor deposition. The contacts on completion are provided with a surrounding immobilizing material that enhances rigidity.Type: GrantFiled: October 30, 1990Date of Patent: August 11, 1992Assignee: International Business Machines CorporationInventors: Perminder S. Bindra, Jerome J. Cuomo, Thomas P. Gall, Anthony P. Ingraham, Sung K. Kang, Jungihl Kim, Paul Lauro, David N. Light, Voya R. Markovich, Ekkehard F. Miersch, Jaynal A. Molla, Douglas O. Powell, John J. Ritsko, George J. Saxenmeyer, Jr., Jack A. Varcoe, George F. Walker