Patents by Inventor Antoine Fabien Dubois
Antoine Fabien Dubois has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 11962252Abstract: An apparatus to insure safe behavior in an inverter system. In one embodiment, the apparatus includes a first high side gate driver, a first low side gate driver, a microcontroller configured to control the first high side and low side gate drivers. A voltage regulator provides a supply voltage to the microcontroller. A first pair of high side voltage regulators provide a first pair of high side supply voltages to the first high side gate driver. A first pair of low side voltage regulators provide a first pair of low side supply voltages to the first low side gate driver.Type: GrantFiled: September 8, 2021Date of Patent: April 16, 2024Assignee: NXP USA, Inc.Inventors: Jean-Christophe Patrick Rince, Maxime Clairet, Erik Santiago, Jean-Philippe Meunier, Antoine Fabien Dubois
-
Publication number: 20240022065Abstract: One example discloses a power controller configured to modulate a load current sent to a load, including: a first chip including a set of higher-power circuits configured to directly modulate the load current sent to the load; a second chip electrically coupled to the first chip and including a set of lower-power circuits; wherein the set of higher-power circuits are electrically isolated from the set of lower-power circuits; a power control path distributed between the first chip and the second chip, and configured to modulate the load current sent to the load; a diagnostics path distributed between the first chip and the second chip, and configured to monitor the higher-power circuits in the first chip and the lower-power circuits in the second chip for a set of fault conditions; wherein a portion of the diagnostics path in the second chip includes a plausibility circuit configured to compare a load current commanded by a first portion of the power control path in the second chip to the load current sent toType: ApplicationFiled: July 11, 2023Publication date: January 18, 2024Inventors: Erik Santiago, Antoine Fabien Dubois, Pierre Philippe Calmes
-
Publication number: 20230236976Abstract: An integrated circuit includes a functional core configured to execute functional logic instructions; a functional memory device coupled to the functional core; a safety core configured to execute safety check logic instructions; a monitored address memory device coupled to the functional core and the safety core, the monitored address memory device configured to store memory addresses to be monitored; and a first safety memory device coupled to the functional memory device and the safety core. When a value in one of the monitored memory addresses changes, the changed value of the one of the monitored memory addresses is stored in the functional memory device and in the first safety memory device. The safety core performs a safety check on the changed value of the one of the monitored memory addresses stored in the first safety memory device.Type: ApplicationFiled: March 21, 2023Publication date: July 27, 2023Inventor: Antoine Fabien Dubois
-
Patent number: 11620221Abstract: An integrated circuit includes a functional core configured to execute functional logic instructions; a functional memory device coupled to the functional core; a safety core configured to execute safety check logic instructions; a monitored address memory device coupled to the functional core and the safety core, the monitored address memory device configured to store memory addresses to be monitored; and a first safety memory device coupled to the functional memory device and the safety core. When a value in one of the monitored memory addresses changes, the changed value of the one of the monitored memory addresses is stored in the functional memory device and in the first safety memory device. The safety core performs a safety check on the changed value of the one of the monitored memory addresses stored in the first safety memory device.Type: GrantFiled: April 6, 2021Date of Patent: April 4, 2023Assignee: NXP B.V.Inventor: Antoine Fabien Dubois
-
Patent number: 11577617Abstract: A dynamic safe state control circuit is disclosed that controls an electrical motor based on vehicle speed. A microcontroller or other processing device is configured to control an inverter system of an electrical motor. The dynamic safe state control circuit is configured to receive a first signal that corresponds to a speed of the electric motor. The circuit is configured to activate any one of a plurality of safe states in the inverter system based on the first signal and in response to a malfunction in the microcontroller.Type: GrantFiled: March 18, 2021Date of Patent: February 14, 2023Assignee: NXP USA, Inc.Inventors: Erik Santiago, Jean-Christophe Patrick Rince, Antoine Fabien Dubois, Maxime Clairet, Jean-Philippe Meunier
-
Patent number: 11502506Abstract: An apparatus is disclosed that in one embodiment includes a circuit configured to selectively activate a transistor. The circuit is further configured to assert a signal when the circuit detects an electrical short between terminals of the transistor or when the circuit detects the transistor does not conduct current while the transistor is activated by the circuit. The circuit is further configured to output another signal, which is set to a first state or a second state. The other signal is set to the first state when the circuit detects the electrical short. The other signal is set to the second state when the circuit detects the transistor does not conduct current while activated.Type: GrantFiled: September 15, 2020Date of Patent: November 15, 2022Assignee: NXP USA, Inc.Inventors: Jean-Christophe Patrick Rince, Jean-Philippe Meunier, Erik Santiago, Antoine Fabien Dubois, Maxime Clairet
-
Publication number: 20220329085Abstract: In a battery management system, during a pre-charge mode, a first contactor is closed to provide a pre-charge current path from a low voltage battery supply node through a DCDC converter and through the first contactor to pre-charge a capacitor of an inverter for an electric motor. During a drive mode following the pre-charge mode, the first contactor is opened and a second contactor is closed to provide a drive mode current path from a high voltage battery supply node through the second contactor to the inverter to power the electric motor. In response to detecting an open fault in the second contactor during the drive mode, a limp mode is entered. During the limp mode, the first contactor is closed to provide a limp mode current path from the high voltage battery supply node through the first contactor to the inverter to power the electric motor.Type: ApplicationFiled: April 7, 2022Publication date: October 13, 2022Inventors: Antoine Fabien Dubois, Erik Santiago
-
Publication number: 20220318145Abstract: An integrated circuit includes a functional core configured to execute functional logic instructions; a functional memory device coupled to the functional core; a safety core configured to execute safety check logic instructions; a monitored address memory device coupled to the functional core and the safety core, the monitored address memory device configured to store memory addresses to be monitored; and a first safety memory device coupled to the functional memory device and the safety core. When a value in one of the monitored memory addresses changes, the changed value of the one of the monitored memory addresses is stored in the functional memory device and in the first safety memory device. The safety core performs a safety check on the changed value of the one of the monitored memory addresses stored in the first safety memory device.Type: ApplicationFiled: April 6, 2021Publication date: October 6, 2022Inventor: Antoine Fabien Dubois
-
Publication number: 20220131477Abstract: An apparatus to insure safe behavior in an inverter system. In one embodiment, the apparatus includes a first high side gate driver, a first low side gate driver, a microcontroller configured to control the first high side and low side gate drivers. A voltage regulator provides a supply voltage to the microcontroller. A first pair of high side voltage regulators provide a first pair of high side supply voltages to the first high side gate driver. A first pair of low side voltage regulators provide a first pair of low side supply voltages to the first low side gate driver.Type: ApplicationFiled: September 8, 2021Publication date: April 28, 2022Inventors: Jean-Christophe Patrick Rince, Maxime Clairet, Erik Santiago, Jean-Philippe Meunier, Antoine Fabien Dubois
-
Publication number: 20210331591Abstract: A dynamic safe state control circuit is disclosed that controls an electrical motor based on vehicle speed. A microcontroller or other processing device is configured to control an inverter system of an electrical motor. The dynamic safe state control circuit is configured to receive a first signal that corresponds to a speed of the electric motor. The circuit is configured to activate any one of a plurality of safe states in the inverter system based on the first signal and in response to a malfunction in the microcontroller.Type: ApplicationFiled: March 18, 2021Publication date: October 28, 2021Inventors: Erik Santiago, Jean-Christophe Patrick Rince, Antoine Fabien Dubois, Maxime Clairet, Jean-Philippe Meunier
-
Publication number: 20210111621Abstract: An apparatus is disclosed that in one embodiment includes a circuit configured to selectively activate a transistor. The circuit is further configured to assert a signal when the circuit detects an electrical short between terminals of the transistor or when the circuit detects the transistor does not conduct current while the transistor is activated by the circuit. The circuit is further configured to output another signal, which is set to a first state or a second state. The other signal is set to the first state when the circuit detects the electrical short. The other signal is set to the second state when the circuit detects the transistor does not conduct current while activated.Type: ApplicationFiled: September 15, 2020Publication date: April 15, 2021Inventors: Jean-Christophe Patrick Rince, Jean-Philippe Meunier, Erik Santiago, Antoine Fabien Dubois, Maxime Clairet
-
Patent number: 10955445Abstract: A system includes a power transistor having a first drain connected to a load, a first gate connected to a gate driver, wherein the gate driver is configured to drive a first gate voltage on the first gate, and a first source connected to a ground. A sampling transistor includes a second drain connected to the first gate, a second gate connected to the first drain and a second source. A sampling capacitor is connected between the second source and the ground, wherein the sampling transistor is configured to sample a Miller plateau voltage of the first gate voltage on the sampling capacitor, in response to the first gate voltage increasing to the Miller plateau voltage and a first drain voltage of the first drain decreasing to a value equal to the Miller plateau voltage plus a threshold voltage of the sampling transistor.Type: GrantFiled: May 21, 2019Date of Patent: March 23, 2021Assignee: NXP B.V.Inventor: Antoine Fabien Dubois
-
Publication number: 20200371139Abstract: A system includes a power transistor having a first drain connected to a load, a first gate connected to a gate driver, wherein the gate driver is configured to drive a first gate voltage on the first gate, and a first source connected to a ground. A sampling transistor includes a second drain connected to the first gate, a second gate connected to the first drain and a second source. A sampling capacitor is connected between the second source and the ground, wherein the sampling transistor is configured to sample a Miller plateau voltage of the first gate voltage on the sampling capacitor, in response to the first gate voltage increasing to the Miller plateau voltage and a first drain voltage of the first drain decreasing to a value equal to the Miller plateau voltage plus a threshold voltage of the sampling transistor.Type: ApplicationFiled: May 21, 2019Publication date: November 26, 2020Inventor: Antoine Fabien Dubois