Patents by Inventor Antonino Conte

Antonino Conte has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).

  • Publication number: 20250111876
    Abstract: Unclonable function circuitry includes a plurality of pairs of phase-change memory cells in a virgin state, and sensing circuitry coupled to the plurality of pairs of phase-change memory cells in the virgin state. The sensing circuitry identifies a subset of the plurality of pairs of phase-change memory cells in the virgin state based on a reliability mask. Signs of differences of effective resistance values of the identified subset of the plurality of pairs of phase-change memory cells in the virgin state are sensed by the sensing circuitry. The sensing circuitry generates a string of bits based on the sensed signs of differences in the effective resistance values of the identified subset of the plurality of pairs of phase-change memory cells in the virgin state. Processing circuitry coupled to the unclonable function circuitry, in operation, executes one or more operations using the generated string of bits.
    Type: Application
    Filed: December 12, 2024
    Publication date: April 3, 2025
    Applicants: STMICROELECTRONICS S.r.l., STMICROELECTRONICS (ROUSSET) SAS
    Inventors: Antonino CONTE, Francesco LA ROSA
  • Publication number: 20250095731
    Abstract: A method of operating phase change memories and corresponding device and computer program product are provided. An example of write operations in a phase change memory includes: if a first set contains at least one cell set at a high logic level, performing a reset write operation to set to a low logic level the cell by applying at least one current reset pulse; and if a second set contains at least one cell set at a low logic level, performing a set write operation to set to a high logic level the afore the cell. Success or failure of the set write operation is verified. Success or failure of the reset write operation is verified. The write operation is considered as failed in response to the reset write operation being considered as failed or to the set write operation being considered as failed.
    Type: Application
    Filed: September 4, 2024
    Publication date: March 20, 2025
    Inventors: Antonino CONTE, Francesco TOMAIUOLO, Jeremie Clement JASSE, Anna GANDOLFO
  • Patent number: 12212320
    Abstract: A level-shifter circuit receives one or more input signals in an input level domain and includes provides at an output node an output signal in an output level domain shifted with respect to the input level domain. The circuit includes output circuitry including a first drive node and a second drive node that receive first and second logical signals so that the output signal has a first output level or a second output level in the output level domain as a function of at least one of the first and second logical signals. The circuit includes first and second shift capacitors coupled to the first and second drive nodes as well as capacitor refresh circuitry.
    Type: Grant
    Filed: April 5, 2023
    Date of Patent: January 28, 2025
    Assignees: STMICROELECTRONICS S.r.l., STMICROELECTRONICS (ALPS) SAS
    Inventors: Antonino Conte, Marco Ruta, Michelangelo Pisasale, Thomas Jouanneau
  • Patent number: 12205651
    Abstract: A method for accessing memory cells in an array of memory cells storing respective data signals, wherein memory cells in the array of memory cells have a first, resp. second, node selectively couplable to respective bitline branches in a first, resp. second, set of bitline branches, wherein the first and the second set of bitline branches provide at least one bitline capacitance configured to store a bias level of charge in response to being charged.
    Type: Grant
    Filed: September 8, 2022
    Date of Patent: January 21, 2025
    Assignee: STMicroelectronics S.r.l.
    Inventors: Gianbattista Lo Giudice, Antonino Conte
  • Publication number: 20250022509
    Abstract: A Phase Change Memory (PCM) device includes sets of cells in which a binary logic level is written by a write operation. Each cell is included in a respective set of cells in the sets of cells. The write operation includes: performing write verify operations on the cells to identify an actual logic level stored in the cells; checking if the identified actual logic level matches a certain the binary logic level; in response to the checking determining that in at least one cell the actual logic level fails to match the binary logic level, correcting the actual logic level to match the binary logic level by performing: a set write operation in case the binary logic level is a high logic level, or a reset write operation in case the binary logic level is a low logic level.
    Type: Application
    Filed: July 11, 2024
    Publication date: January 16, 2025
    Applicant: STMicroelectronics International N.V.
    Inventors: Francesco TOMAIUOLO, Marco RUTA, Michelangelo PISASALE, Marion Helne GRIMAL, Luigi BUONO, Antonino CONTE, Diego DE COSTANTINI, Marco Eugenio GIBILARO
  • Patent number: 12198756
    Abstract: Unclonable function circuitry includes a plurality of pairs of phase-change memory cells in a virgin state, and sensing circuitry coupled to the plurality of pairs of phase-change memory cells in the virgin state. The sensing circuitry identifies a subset of the plurality of pairs of phase-change memory cells in the virgin state based on a reliability mask. Signs of differences of effective resistance values of the identified subset of the plurality of pairs of phase-change memory cells in the virgin state are sensed by the sensing circuitry. The sensing circuitry generates a string of bits based on the sensed signs of differences in the effective resistance values of the identified subset of the plurality of pairs of phase-change memory cells in the virgin state. Processing circuitry coupled to the unclonable function circuitry, in operation, executes one or more operations using the generated string of bits.
    Type: Grant
    Filed: January 23, 2023
    Date of Patent: January 14, 2025
    Assignees: STMICROELECTRONICS S.R.L., STMICROELECTRONICS (ROUSSET) SAS
    Inventors: Antonino Conte, Francesco La Rosa
  • Publication number: 20240429928
    Abstract: In accordance with an embodiment, a digital-to-analog converter (DAC) includes: a W-2W current mirror comprising a first plurality of MOS transistors and a second plurality of MOS transistors, wherein ones of the second plurality of MOS transistors are coupled between adjacent ones of the first plurality of MOS transistors; and a bulk bias generator having a plurality of output nodes coupled to corresponding bulk nodes of the first plurality of MOS transistors, wherein the plurality of output nodes are configured to provide voltages that are inversely proportional to temperature.
    Type: Application
    Filed: September 4, 2024
    Publication date: December 26, 2024
    Inventors: Agatino Massimo Maccarrone, Antonino Conte, Francesco Tomaiuolo, Michelangelo Pisasale, Marco Ruta
  • Patent number: 12174909
    Abstract: In an embodiment a method programming floating gate transistors belonging to non-volatile memory cells to multilevel threshold voltages respectively corresponding to the weight factors, performing a sensing operation of the programmed floating gate transistors with a control signal adapted to make the corresponding memory cells become conductive at an instant determined by a respective programmed threshold voltage, performing the convolutional computation by using the input values during an elapsed time for each memory cell to become conductive and outputting output values resulting from the convolutional computation.
    Type: Grant
    Filed: July 13, 2021
    Date of Patent: December 24, 2024
    Assignees: STMicroelectronics S.r.l., STMicroelectronics (Rousset) SAS
    Inventors: Francesco La Rosa, Antonino Conte
  • Publication number: 20240404596
    Abstract: First, second input terminals of a sense amplifier are coupled to first, second memory sensing nodes. A first input transistor has a channel arranged between a first comparator input and a first comparator output, and a control terminal at a bias node. A second input transistor has a channel arranged between a second comparator input and a second comparator output, and a control terminal at a bias node. The first and second comparator inputs are selectively couplable to each other, in response to compensation signal assertion, or to the first and second input terminals, in response to compensation signal de-assertion. The bias node is selectively couplable to a comparator biasing node in response to bias enable assertion, or is floating in response to the bias enable de-assertion. A sensing circuit produces a read signal as a function of a difference between first, second currents at the comparator outputs.
    Type: Application
    Filed: May 29, 2024
    Publication date: December 5, 2024
    Applicant: STMicroelectronics International N.V.
    Inventors: Antonino CONTE, Francesco LA ROSA
  • Publication number: 20240404595
    Abstract: A sense amplifier circuit includes first, second inputs coupled to first, second memory sensing nodes, respectively. A sensing circuit operates to sense a differential signal between the first, second inputs. A first boosting capacitor has a first terminal coupled to the first input and a second terminal coupled to a switchable node. A second boosting capacitor has a first terminal coupled to the second input and a second terminal coupled to the switchable node. Control circuitry operates, responsive to a bitline boost activation signal having a first value, to couple the first terminals of the first, second boosting capacitors to a regulated supply voltage and drive the switchable node to ground. Responsive to the bitline boost activation signal having a second value, the first terminals of the first, second boosting capacitors are decoupled from the regulated supply voltage and the switchable node is driven to the regulated supply voltage.
    Type: Application
    Filed: May 29, 2024
    Publication date: December 5, 2024
    Applicant: STMicroelectronics International N.V.
    Inventors: Antonino CONTE, Francesco LA ROSA
  • Patent number: 12148470
    Abstract: In an embodiment a circuit includes a plurality of memory cells, wherein each memory cell includes a phase-change memory storage element coupled in series with a respective current-modulating transistor between a supply voltage node and a reference voltage node, the current-modulating transistors being configured to receive a drive signal at a control terminal and to inject respective programming currents into the respective phase-change memory storage element as a function of the drive signal, a driver circuit configured to produce the drive signal at a common control node, wherein the common control node is coupled to the control terminals of the current-modulating transistors, the drive signal modulating the programming currents to produce SET programming current pulses and RESET programming current pulses and at least one current generator circuit configured to inject a compensation current for the programming currents into the common control node.
    Type: Grant
    Filed: July 22, 2022
    Date of Patent: November 19, 2024
    Assignee: STMicroelectronics S.r.l.
    Inventors: Agatino Massimo Maccarrone, Antonino Conte, Francesco Tomaiuolo, Michelangelo Pisasale, Marco Ruta
  • Patent number: 12107591
    Abstract: In accordance with an embodiment, a digital-to-analog converter (DAC) includes: a W-2W current mirror that includes a first plurality of MOS transistors having a first width, and second plurality of MOS transistors having a second width that is twice the first width, where ones of the second plurality of MOS transistors are coupled between drains of adjacent ones of the first plurality of MOS transistors; and a bulk bias generator having a plurality of output nodes coupled to corresponding bulk nodes of the first plurality of MOS transistors, wherein the plurality of output nodes are configured to provide voltages that are inversely proportional to temperature.
    Type: Grant
    Filed: November 10, 2022
    Date of Patent: October 1, 2024
    Assignee: STMicroelectronics S.r.l.
    Inventors: Agatino Massimo Maccarrone, Antonino Conte, Francesco Tomaiuolo, Michelangelo Pisasale, Marco Ruta
  • Patent number: 12057180
    Abstract: In an embodiment a non-volatile memory device includes a memory array having a plurality of memory cells, a control unit operatively coupled to the memory array, a biasing stage controllable by the control unit and configured to apply a biasing configuration to the memory cells to perform a memory operation and a reading stage coupled to the memory array and controllable by the control unit, the reading stage configured to verify whether the memory operation has been successful based on a verify level, wherein the control unit is configured to adaptively modify a value of the verify level based on an ageing of the memory cells.
    Type: Grant
    Filed: September 21, 2022
    Date of Patent: August 6, 2024
    Assignees: STMicroelectronics S.r.l., STMicroelectronics (Rousset) SAS
    Inventors: Francesco La Rosa, Antonino Conte, Francois Maugain
  • Publication number: 20240153553
    Abstract: In an embodiment, a non-volatile memory device is proposed. The device includes a plurality of local pull-up stages distributed along a group of memory portions in a memory array. Each local pull-up stage includes, for each wordline that extends through the group of memory portions, a corresponding local pull-up transistor of an NMOS type. The local pull-up transistors of each local pull-up are configured to locally decouple the corresponding wordline from a node at a first reference potential in response to a wordline that extends through the group of memory portions being selected, and locally couple the corresponding wordline to the node at the first reference potential in response to all the wordlines that extend through the group of memory portions being deselected to restore locally a deselection voltage on a wordline previously selected.
    Type: Application
    Filed: January 6, 2024
    Publication date: May 9, 2024
    Inventors: Antonino Conte, Alin Razafindraibe, Francesco Tomaiuolo, Thibault Mortier
  • Publication number: 20240096412
    Abstract: In a non-volatile memory device, a memory sector is provided. The memory sector includes a plurality of tiles arranged horizontally. Each tile includes a plurality of memory cells arranged in horizontal word lines and vertical bit lines. A pre-decoder is configured to receive a set of encoded address signals to produce pre-decoding signals. A central row decoder is arranged in line with the plurality of tiles, receives the pre-decoding signals and produces level-shifted pull-up and pull-down driving signals for driving the word lines. First buffer circuits are arranged on a first side of each tile. Each of the first buffer circuits is coupled to a respective word line, receives a level-shifted pull-up driving signal and a level-shifted pull-down driving signal, and selectively pulls up or pulls down the respective word line as a function of the values of the received signals.
    Type: Application
    Filed: September 8, 2023
    Publication date: March 21, 2024
    Applicants: STMICROELECTRONICS S.r.l., STMICROELECTRONICS (ALPS) SAS
    Inventors: Antonino CONTE, Agatino Massimo MACCARRONE, Francesco TOMAIUOLO, Thomas JOUANNEAU, Vincenzo RUSSO
  • Publication number: 20240088875
    Abstract: An electronic system is configured to generate a sequential logic signal. The electronic system includes a first ring oscillator including a first plurality of cascaded inverter stages. A combinational logic circuit is configured to generate the sequential logic signal by combining signals at the output terminals of at least two of the inverter stages of the first ring oscillator. The electronic system further includes a second ring oscillator including a second plurality of cascaded inverter stages. A bias current source is configured to supply the inverter stages of the second ring oscillator with a bias current, and a first voltage is generated at the inverter stages of the second ring oscillator. A voltage follower is configured to supply the inverter stages of the first ring oscillator with a second voltage corresponding to the first voltage generated at the inverter stages of the second ring oscillator.
    Type: Application
    Filed: August 17, 2023
    Publication date: March 14, 2024
    Inventors: Pietro Antonino Coppa, Gianbattista Lo Giudice, Enrico Castaldo, Antonino Conte
  • Patent number: 11908514
    Abstract: In an embodiment, a non-volatile memory device includes a memory array including a plurality of memory portions, each memory portion having a respective plurality of memory cells arranged in rows and columns, wherein the memory portions are arranged in groups, each group of memory portions having a plurality of respective memory portions arranged in a row and a plurality of respective wordlines that extend through the respective memory portions, and wherein the memory cells of the memory portions of the group are coupled to the respective wordlines and a row decoder including a pre-decoding stage configured to execute a selection, in which it selects a wordline that extends through a group of memory portions and deselects other wordlines that extend through the group of memory portions, and a subsequent deselection, in which it deselects all the wordlines that extend through the group of memory portions, wherein the row decoder further includes, for each group of memory portions, a shared pull-up stage config
    Type: Grant
    Filed: February 8, 2022
    Date of Patent: February 20, 2024
    Assignees: STMicroelectronics S.r.l., STMicroelectronics (Grenoble 2) SAS
    Inventors: Antonino Conte, Alin Razafindraibe, Francesco Tomaiuolo, Thibault Mortier
  • Publication number: 20230336176
    Abstract: A level-shifter circuit receives one or more input signals in an input level domain and includes provides at an output node an output signal in an output level domain shifted with respect to the input level domain. The circuit includes output circuitry including a first drive node and a second drive node that receive first and second logical signals so that the output signal has a first output level or a second output level in the output level domain as a function of at least one of the first and second logical signals. The circuit includes first and second shift capacitors coupled to the first and second drive nodes as well as capacitor refresh circuitry.
    Type: Application
    Filed: April 5, 2023
    Publication date: October 19, 2023
    Applicants: STMICROELECTRONICS S.r.l., STMICROELECTRONICS (ALPS) SAS
    Inventors: Antonino CONTE, Marco RUTA, Michelangelo PISASALE, Thomas JOUANNEAU
  • Publication number: 20230333583
    Abstract: A LDO regulator circuit comprises an input comparator and driver circuitry including transistors having a current flow path therethrough coupled to an output node of the regulator. First and second driver each comprises: driver transistors having the current flow paths therethrough coupled to the output node, capacitive boost circuitry that applies to the drive transistors a voltage-pumped replica of the comparison signal. Voltage refresh transistor circuitry coupled to the capacitive boost circuitry transfer thereon the voltage-pumped replica.
    Type: Application
    Filed: April 4, 2023
    Publication date: October 19, 2023
    Applicant: STMICROELECTRONICS S.r.l.
    Inventors: Antonino CONTE, Marco RUTA, Francesco TOMAIUOLO, Michelangelo PISASALE, Marion Helne GRIMAL
  • Publication number: 20230283271
    Abstract: A system a ring oscillator configured to produce a set of clock signals having the same clock period and a mutual time delay between respective clock signal edges. Comparator circuits are coupled to first and second input nodes and produce a set of comparison signals according to a respective sequence of comparison phases. A set of synchronization circuits is coupled to the ring oscillator and to the plurality of comparator circuits. The synchronization circuits allot, to each one of the comparator circuits, respective time windows for communication over respective communication lines of the comparison signals. The respective time windows are synchronized based on the clock signals. A multiplexer couples the respective communication lines to an output line to sequentially enable each of the comparator circuits to sequentially output respective comparison signals over the output line for the respective time windows thereby forming a composite comparison signal evolving over time.
    Type: Application
    Filed: January 23, 2023
    Publication date: September 7, 2023
    Inventors: Antonino Conte, Marco Ruta, Michelangelo Pisasale, Agatino Massimo Maccarrone, Francesco Tomaiuolo